Skip to Main content Skip to Navigation
New interface
Conference papers

A Generic Architecture for On-chip Packet-switched Interconnections

Pierre Guerrier 1 Alain Greiner 1 
1 ASIM - Architecture des Systèmes intégrés et Micro électronique
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : This paper presents an architectural study of a scalable system-level interconnection template. We explain why the shared bus, which is today's dominant template, will not meet the performance requirements of tomorrow's systems. We present an alternative interconnection in the form of switching networks. This technology originates in parallel computing, but is also well suited for heterogeneous communication between embedded processors and addresses many of the deep submicron integration issues. We discuss the necessity and the ways to provide high-level services on top of the bare network packet protocol, such as dataflow and address-space communication services. Eventually we present our first results on the cost/performance assessment of an integrated switching network.
Document type :
Conference papers
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-01573605
Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Thursday, August 10, 2017 - 10:09:24 AM
Last modification on : Sunday, June 26, 2022 - 10:02:30 AM

Identifiers

Citation

Pierre Guerrier, Alain Greiner. A Generic Architecture for On-chip Packet-switched Interconnections. Design Automation and Test in Europe Conference (DATE'2000), Mar 2000, Paris, France. pp.250-256, ⟨10.1109/DATE.2000.840047⟩. ⟨hal-01573605⟩

Share

Metrics

Record views

89