An Approach to Mapping the Timing Behavior of VLSI Circuits on Emulators

Abstract : The time spent in simulation grows in an exponential form with the complexity of the circuit. Therefore, improving the simulation speed can represent a significant profit regarding the verification time. Several approaches can be used to speedup the simulation. These recent years, FPGAs have been used to develop emulators. These systems are composed of several thousands of FPGAs connected together through a programmable network. Although this approach seems very attractive with regard to the speedup, all the information included in a circuit description cannot be mapped on the emulator. In this paper, we propose a method to reproduce the timing behavior of the circuit on an emulator.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01572077
Contributor : Lip6 Publications <>
Submitted on : Friday, August 4, 2017 - 3:15:12 PM
Last modification on : Thursday, March 21, 2019 - 1:09:32 PM

Identifiers

Citation

Pirouz Bazargan Sabet, Laurent Vuillemin. An Approach to Mapping the Timing Behavior of VLSI Circuits on Emulators. 12th IEEE International Workshop on Rapid System Prototyping, Jun 2001, Monterey, California, United States. pp.168-173, ⟨10.1109/IWRSP.2001.933856⟩. ⟨hal-01572077⟩

Share

Metrics

Record views

67