Models for delay estimation taking into account both cross-talk and wire resistance for timing analysis

Abstract : While transistor gate lengths are continuously decreasing, signal inter-coupling capacitance are increasing with respect to substrate capacitance. One of the important effects of this parasitic capacitance is the modification of the signal propagation time which becomes dependant on coupling signals. In this paper, we present different methods which allow to estimate worst case delay in function of coupling signal transient periods. These estimations are intended to be used during timing analysis of circuits with large number of transistors (several millions). A special care has been taken in order to minimize CPU time and data storage size. In addition, it is also very important to take into account wire resistance in recent technologies. Our estimations allow to account for these resistance in RC trees.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01571015
Contributor : Lip6 Publications <>
Submitted on : Tuesday, August 1, 2017 - 2:15:30 PM
Last modification on : Thursday, March 21, 2019 - 1:13:34 PM

Identifiers

  • HAL Id : hal-01571015, version 1

Citation

Grégoire Avot, Marie-Minerve Louërat. Models for delay estimation taking into account both cross-talk and wire resistance for timing analysis. Mixed Design of Integrated Circuits and Systems (MIXDES'2001), Jun 2001, Zakopane, Poland. pp.377-382. ⟨hal-01571015⟩

Share

Metrics

Record views

39