



HAL
open science

Introducing 7-nm FinFET technology in Microwind

Etienne Sicard

► **To cite this version:**

| Etienne Sicard. Introducing 7-nm FinFET technology in Microwind. 2017. hal-01558775

HAL Id: hal-01558775

<https://hal.science/hal-01558775>

Submitted on 10 Jul 2017

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Introducing 7-nm FinFET technology in Microwind

Etienne SICARD
 Professor
 INSA-Dgei, 135 Av de Ranguueil
 31077 Toulouse – France
www.microwind.org
 email: Etienne.sicard@insa-toulouse.fr

This paper describes the implementation of a high performance FinFET-based 7-nm CMOS Technology in Microwind. New concepts related to the design of FinFET and design for manufacturing are also described. The performances of a ring oscillator layout and a 6-transistor RAM memory layout are also analyzed.

1. Technology Roadmap

Several companies and research centers have released details on the 7-nm CMOS technology, as a major step for improved integration and performances, with the target of 4-nm process by 2025. We recall in table 1 the main innovations over the past recent years.

Technology node	Year of introduction	Key Innovations	Application note
180nm	2000	Cu interconnect, MOS options, 6 metal layers	
130nm	2002	Low-k dielectric, 8 metal layers	
90nm	2003	SOI substrate	[Sicard2005]
65nm	2004	Strain silicon	[Sicard2006]
45nm	2008	2nd generation strain, 10 metal layers	[Sicard2008]
32nm	2010	High-K metal gate	[Sicard2010]
20nm	2013	Replacement metal gate, Double patterning, 12 metal layers	[Sicard2014]
14nm	2015	FinFET	[Sicard2017]
10nm	2017	FinFET, double patterning	[Sicard2017]
7nm	2019	FinFET, quadruple patterning	This application note
5nm	2021	Multi-bridge FET	

Table 1: Most significant technology nodes over the past 15 years

Improved performances

The power, performance and area gains are an important metric for justifying a shift from older technology nodes to new ones.




Figure 1: The spectacular reduction of feature sizes from 45 to 7nm (adapted from [Mistry2017])

As compared to 14-nm technology node, the 7-nm technology offers [Brain2017, Mistry2017]:

- More than 50 % less power consumption. This is a key feature for mobile industry for which the battery life is the top one problem.
- 20 to 50 % increase in switching performance. This is equally important in server applications and smartphones, which use faster processors and higher resolution screens.
- 4 times higher density. This is a key advantage to produce the lightest and thinnest possible smartphones.

The giant cost of fab and IC design in 7-nm

The movement from node to node has been observed every 2 years, at a regular rate. In 2017, the IC manufacturing was getting into 7nm, but the transition to 5nm was predicted to appear in more that 2 years. The reason for this potential slowing down is because profitability is jeopardized by design and manufacturing costs. Until the 28-nm node, the design cost was below 100 M\$. Economic gain could be ensured by high IC unit costs and high volumes, which is the case for SoC for smartphones and laptops.

Company	Logo	Technology name
Intel		10nm, 10nm+, 10nm++
Samsung		10nm, 8nm, 7nm, 6nm, 5nm, 4nm
TSMC		10nm, 7nm, 5nm
GlobalFoundries		7nm
IBM		7nm, 5nm

Table 2: 5 major players in the 10/7/5-nm chip manufacturing




Figure 2: The extraordinary increase of the fab cost: more than 7 billion \$ for a 10-7-nm process, and associated chip design cost as high as 270 M\$ for a run in 7-nm.




Figure 3: Examples of 10-nm processors and prototype 7-nm circuit by IBM

The consequences of the fab and chip design cost explosion have been the drastic decrease of foundries. While more than 20 foundries existed for 130nm technology, only 5 major companies are providing the 10-7nm processes (Table 2). One reason is the extraordinary fab and IC design cost on nano-CMOS designs, as illustrated in Figure 2.

In 2017, no commercial processor was yet fabricated in 7nm. IBM, GlobalFoundries, Samsung and SUNY announced the first 7-nm test chip (Fig. 3). A continuous increase in switching performance has been made possible thanks to several innovations, as shown in Figure 6. Starting 14-nm, the MosFET is replaced by the FinFET, for improved current capabilities. According to Samsung and IBM, the 7-nm technology could be the last one to use Fin-FETs, which has reached its physical limits, and could be replaced starting 5-nm node by multi-bridge FETs with gate all around stacked fins, which consume far less power, according to IBM researchers.




Figure 4: Increased switching speed capabilities over technology nodes

Power supply operation

The supply voltage, both internal to the cores and the external I/O supply have been continuously decreased due to the thinning of the gate oxide and faster switching rates thanks to reduced voltage swings. The 7-nm technology operates around 0.6 V, while I/Os are supplied at 1.0, 1.2, 1.5 V (Fig. 5).




Figure 5: The core supply voltage in 7nm technology is 0.65 V, with typical IO voltage of 1.0 V

2. Key features of the 7-nm technology

Equivalent Gate oxide

The FinFET switch is made of titanium nitride gate (TiN) with a combined hafnium oxide (HfO₂) and silicon oxide (SiO₂) for insulator. Hafnium-based oxides were introduced as a replacement for silicon oxide for improved field-effect in the transistor channel. The dielectric constant of HfO₂ is near 20, more than 5 times the dielectric constant of SiO₂ (around 4). The distances between the O atoms and the Hf-atom range between 0.21 and 0.24 nm, the Si-Si distance is 0.23 nm, while the O-O distance is 0.26 nm. The formulation of the equivalent oxide thickness (EOT) if all the oxide was SiO₂ is as follows:

$$EOT = n \cdot d_{SiO_2} + T_h \times \epsilon_{SiO_2} / \epsilon_{HfO_2}$$

- EOT is around 0.65 nm for 7-nm technology [Hashemi2016], as seen in Table 3.
- d_{SiO_2} is the distance between 2 SiO₂ atoms = 0.2 nm
- n is the number of SiO₂ atoms (2 or 3)
- T_h is the thickness of HfO₂ (3 nm in 14-nm, 1.4 nm in 7-nm)
- $\epsilon_{SiO_2} = 4, \epsilon_{HfO_2} = 20$

EOT 7nm	Low leakage RVT	High speed HS	High Voltage HVT
Parameter in RUL file	b4t2ox	b4t2ox	b4t3ox
n-Channel FinFET (nm)	0.65	0.65	2.0
p-Channel FinFET (nm)	0.65	0.65	2.0

Table 3: Equivalent oxide thickness of 7-nm devices in Microwind

2D view at atomic scale

In Microwind, the 2D view of the process may be turned to an atomic scale view of the layers. As the distance between 2 Si atoms is 0.235 nm, a 7-nm fin is equivalent to 20 atoms.




Figure 6: View of the silicon lattice and atomic scale view of the fin-FET in 7-nm

Still the FinFET

The FinFET device has a different layout style than the MOS device. Instead of a continuous channel, the FinFET uses fins (Figure 7), which provide the same current at size more than 3 times smaller (Fig. 8). FinFET also provides a lower leakage current (I_{off}) at the same (I_{on}). High density (HD) designs use 2 fins, high performance (HP) designs 4 fins or more.




Figure 7: 3D view of the 4-fin FinFET and illustrations of the Fin height (HF), Fin Thickness (TF) and Fin Length (LG).

Lambda

In Microwind, we use an integer unit for drawing, called λ (“lambda”) which is fixed to 4 nm for 7-nm CMOS process (Table 4).

- The drawn gate length is 2λ that is 8 nm.
- The fin width is 1λ that is 4 nm.
- The lower metal pitch is 24 nm.

Microwind parameter	Unit	Code	Name in rule file	7-nm process
Lambda	nm	λ	lambda	4
Core supply	V	VDD	Vdd	0.65
Fin Width	λ	WF	R301	1
Fin pitch	λ	FP	R308	6
Fin Height	nm	HF	thdn	35
Gate height	nm	GH	thpoly	50
Gate length	λ	GL	R302	2
Gate pitch	λ	GP		6
Contact size	λ	CS	R401	2
EOT	Nm	EOT	b4toxe	0.65
M1 pitch	λ		R501+R502	6

Table 4: key parameters of the 7-nm processes used to configure Microwind rule file Cmos7n.RUL

Core MOS devices

Publications from foundries regarding 7-nm technology rarely give detailed numbers regarding precise currents & voltages, and usually refer to “arbitrary units” (A. U.) [Wu2016, Xie2016, Steegen2015]. Another approach proposed by [Clark2016] consists in proposing a set of parameters interpolated from previous technology nodes, and tuned to available experimental data. We follow a similar approach and try to propose numbers close to average performances.

Table 4 gives an overview of the key parameters for the 7-nm technological node concerning the internal MOS devices and layers. Four threshold options, namely high-Vt (HVT), regular Vt (RVT), low Vt (LVT) and Super low VT (SLVT) are usually proposed [Clark2016]:

- HVT – High Threshold Voltage causes less power consumption, but switching is slow. HVT are used in power critical functions. I_{off} is around 0.1 nA/ μm , I_{dsat} around 1.2 mA/ μm .
- RVT – Regular Threshold Voltage (sometimes called Standard VT or SVT) offers trade-off between HVT and LVT i.e., moderate delay and moderate power consumption. I_{off} is around 1 nA/ μm , I_{dsat} around 1.4 mA/ μm .
- LVT – Low Threshold Voltage causes more power consumption and switching timing is optimized. LVT are used in time critical functions. I_{off} is around 10 nA/ μm , I_{dsat} around 1.6 mA/ μm .
- SLVT – Super Low Threshold Voltage causes even more power consumption but switch at the highest speed. SLVT are used in time-critical functions without consideration of leakage currents. I_{off} is around 100 nA/ μm , I_{dsat} around 1.8 mA/ μm .

The I_{dsat} current for p-channel devices is almost simulare to the n-channel device. In Microwind, we only propose 2 types of devices :

- Low leakage MOS (LL), close to RVT
- High Speed MOS (HS), close to LVT

Parameter	In Microwind
$V_{DD\ core}$ (V)	0.65
Effective gate length (nm)	12
MOS variants	2
$I_{on\ N}$ (mA/ μm) at 0.6 V	1.4 (LL) 1.7 (HS)
$I_{on\ P}$ (mA/ μm) at 0.6 V	1.3 (LL) 1.6 (HS)
$I_{off\ N}$ (nA/ μm)	1 (LL) 10 (HS)
$I_{off\ P}$ (nA/ μm)	1 (LL) 10 (HS)
Gate dielectric	SiO_2 , HfO_2
Gate stack	Al/TiN
Equivalent oxide thickness (nm)	0.65

Table 5: Key features of the core devices proposed in the 7-nm technology

IO MOS devices

Table 6 gives an overview of the key parameters for the 7-nm technological concerning the Input/output MOS devices and associated supply voltage. In Microwind, we only consider 1.0 V I/O supply and tune the “High-Voltage” (HV) MOS device on the median performances.

Parameter	High Voltage (HV) MOS in Microwind
VDD IOs (V)	1.0
Effective gate length (nm)	100
Ion N (mA/ μm)	0.5
IonP (mA/ μm)	0.4
Ioff N (nA/ μm)	0.1
Ioff P (nA/ μm)	0.1

Table 6: Key features of the I/O devices proposed in the 7-nm technology and corresponding values in Microwind

3. Transistor performances in 7-nm technology

Designing a 1 μm -width FinFET

The evaluation of the equivalent FinFET channel width corresponds to the following formulation (Eq. 1). The evaluation of the current is usually expressed in mA/ μm , meaning that a 1- μm equivalent width FinFET design is needed to evaluate the current. In the proposed 7-nm technology, HFIN is 35 nm, WFIN is 4 nm, so one fin has an equivalent width of 74 nm (Figure 8).




Figure 8: The equivalent width of a multi-fin FET

$$W_{eq} = (2 \times H_{FIN} + W_{FIN}) \times N_{FIN} \quad \text{Eq. 1}$$

$$W_{eq} = (2 \times 35 + 4) \times 14 = 1036 \text{ nm} \approx 1 \mu\text{m} \quad \text{Eq. 2}$$

An equivalent width of $1\mu\text{m}$, as it would be designed using MosFET's, corresponds to around 14 fins in 7-nm technology. As seen in Fig. 9, the FinFET with a $1\mu\text{m}$ width is 3 times smaller than a MosFET with the same width. We get the following I/V characteristics (Fig. 19) for n-channel FinFET and p-channel FinFET.




Figure 9: The 7-nm multi-fin FET with an equivalent width of $1\mu\text{m}$ is three times more compact than the MosFET traditional design

n-FinFET characteristics

The I/V characteristics of the low-leakage and high-speed FinFET devices (Fig. xxx) are obtained using the MOS model BSIM4. As shown in the figures, the low-leakage NMOS has a drive current capability of around 1.4 mA with 14 fins (equivalent to $W=1.0\mu\text{m}$) at a voltage supply of 0.65 V. For the high speed NMOS, the drive current rises to 1.7 mA/ μm .

The drawback associated with this high current drive is the leakage current which rises from 1 nA/ μm (low leakage NMOS) to 10 nA/ μm (high speed NMOS), as seen in the I_d/V_g curve at the X axis location corresponding to $V_g = 0\text{ V}$. From a design view-point, the “option” menu in the MOS generator enables to switch from low leakage to high-speed. In terms of layout, the only difference is the option layer that contains the MOS option information which can be Low leakage (Regular V_t), High Speed (Low V_t), or High Voltage.




Figure 10: I_d/V_d characteristics of the low leakage and high speed n-channel FinFET devices.

P-channel MOS device characteristics

The p-FinFET drive current in 7-nm technology is quite similar to the n-FinFET thanks to the strain engineering for p-channel that nearly compensates the intrinsic mobility degradation of holes (P-channel) vs. electrons (N-channel). The leakage current is around 1 nA/ μm for the low-leakage device and nearly 10 nA/ μm for the high-speed device (Fig. 11).




Figure 11: I_d/V_g characteristics of the low leakage and high-speed p-FinFET devices

Subthreshold slope

The sub-threshold slope (SS) is measured for V_{gs} significantly lower than the threshold voltage V_{TO} . It consists in evaluating the mV per decade of current I_{ds} . The SS is around 70 mV/decade when measured from 10^{-7} A to 10^{-6} A. The SS is controlled in BSIM4 model by parameter NFACT (Fig. 12). It is expected that new devices such as Gate-All-Around FET will have SS around 65 mV/decade or less [Huang2015].




Figure 12: Evaluation of the sub-threshold slope for a LL device: around 70mV/decade

Difference between I_{on} , I_{dsat} and $I_{effective}$

The terms I_{on} and I_{dsat} correspond to the same metrics that reflect or represent the performance of a transistor. I_{on} is the current delivered by the device at nominal supply voltage V_{DD} for the drain/source voltage V_{ds} and V_{DD} also for the gate/source voltage V_{gs} . I_{on} is often compared to I_{off} , the I_{ds} current for $V_{gs}=V_{DD}$ and $V_{ds}=0$. Publications either refer to I_{dsat} or to I_{on} . When comparing transistor metrics, a transistor with $I_{on}=1,5$ mA/ μ m for a given 7-nm technology at a given $I_{off}=10$ nA/ μ m, is better than the one with $I_{on}=1,2$ mA/ μ m with the same I_{off} .

However, I_{on} is not the best metrics to estimate the circuit delay because, in most logic cells, the current through the n-device and p-device never really reach I_{on} (Fig. 13). The average current I_{eff} reached during switching operation may be approximated as the average of I_{high} and I_{low} , with the following expressions. The effective current I_{eff} is shown in Fig. 13. I_{eff} is around half of I_{on} .




Figure 13: Difference between I_{on} and I_{eff} . The inverter switching is shown on the I/V curves.

Threshold voltage dependence on gate length

As can be seen in Fig. 14, the threshold voltage decreases when the channel length tends to its minimum value 2λ , which is equivalent 8 nm in Microwind’s 7-nm technology. Note that the minimum length for high-voltage device is 4λ , which is 16 nm in 7-nm technology. This effect is also named threshold voltage roll-off. It is anticipated that stacked nano-wires such as Gate-All-Around (GAA) FET devices will show the least amount of V_T roll-off due to their superior electrostatic integrity [Zheng2016].




Figure 14: The threshold voltage decreases with short-channel effects (*n*-channel FinFET at left, *p*-channel FinFET at right)

Process Variability

One important challenge in nano-CMOS technology is process variability. The fabrication of billions of devices at nano-scale induces a spreading in switching performances in the same IC. The effects of process variability on the device characteristics such as I_{ds}/V_{ds} (Fig. 15), I_{ds}/V_{gs} (Fig. 16) and I_{off}/I_{on} (Fig. 17) may be observed by selecting the option “Monte-Carlo on process” in the Simulate > Simulation Options menu.





Figure 15: I_{ds} vs V_{ds} calculated on 100 samples of n-FinFET with random distribution of V_T and U_0 , with a Gaussian distribution around the nominal value.




Figure 16: $\log(I_{ds})$ vs V_{gs} calculated on 100 samples of n-FinFET with random distribution of V_T and U_0 , with a Gaussian distribution around the nominal value.




Figure 17: I_{off}/I_{on} calculated on 100 samples of n -FinFET with random distribution of V_T and U_0 , with a Gaussian distribution around the nominal value

4. Basic gates

The cell compiler proposed in Microwind converts into layout basic cells such as inverters, AND/OR, NAND, NOR or combinations of AND/OR gates. A very regular drawing of gates and dummy gates on both sides is required for manufacturability. The fins must also be aligned from one cell to another.




Figure 18: Compilation of a 2-fin inverter (High density option) with Microwind




Figure 19: Compilation of a 2-fin NOR3 cell (High density) and a 4-fin AND3





Figure 20: Compilation of a combination of AND and OR cells, with verification of the design rules




Figure 21: Design and simulation of a 14-transistor XOR gate, with switching speed 4.5 ps, 30% faster than in 14-nm

5. Interconnects

Metal Layers

The number of metal layers in nano-CMOS technology usually ranges from 8 to 15, with a trade-off between integration and cost. In Microwind, only 8 metal layers are considered, according to table 7.

Parameter	Pitch (nm)	Pitch (λ)	Rules	Thickness (nm)	Thickness parameter	Purpose
M1	24	6	R501, R502	30	Thme	Short routing
M2	24	6	R701, R702	30	Thm2	Short routing
M3	32	8	R901, R902	60	Thm3	Medium routing
M4	32	8	RB01, RB02	60	Thm4	Medium routing
M5	64	16	RD01, RD02	100	Thm5	Long routing
M6	64	16	RF01, RF02	100	Thm6	Long routing
M7	184	46	RH01, RH02	300	Thm7	Supply, very long routing
M8	300	75	RJ01, RJ02	500	Thm8	Supply, Coil inductance

Table 7: Key features of interconnects in the 7-nm technology implemented in Microwind




Figure 22: The 8 metal layers proposed in Microwind's implementation of the 7-nm technology

Layers *metal5* and *metal6* are a little thicker and wider, while layers *metal7* and *metal8* are significantly thicker and wider, to drive high currents for power supplies (Fig. 22).

Double & quadruple Patterning

The quadruple patterning is required for metal layers with a pitch smaller than 40-nm, which is the case of M1 & M2 (Fig. 23). One quarter of the patterns go on the first patterning, the second pattern

to the 2nd process iteration, etc. The double patterning is required for metal layers as the pitch between tracks is smaller than 80 nm that is M3 to M6. Half the patterns go on the first patterning and half go on the second patterning. In order to ensure an easy selection of metal tracks for the first and second patterning, regular structures with straightforward orientation such as M1 east-west, and M2 south-north are requested. The other solution is to relax the pitch constraints for an improved manufacturability, at the cost of an extended silicon area. M3-M8 with pitch of 80-nm and higher are still fabricated using simple patterning.



Figure 23: Single, double and quadruple patterning as a function of interconnect pitch [Brain2017]

6. Ring Inverter Simulation

Introducing FO3 AND FO4

The acronyms FO3 and FO4 [Wikipedia] are often found in publications presenting the technology details, as a metric of switching performances. The figure 24 [Collaert2016] describes the performances of a ring oscillator (RO) based on inverters with design D1 (INVD1) with “FO3”, meaning a fan-out of 3.




Figure 24: Ring oscillator performance comparison proposed by [Collaert2016] on technologies ranging from 28-nm to 7-nm




Figure 25: Ring oscillator with fan-out of 3, 3 stages, 2 fins. The node extraction shows 3 gates connected to each inverter output

The Fan-Out may be expressed by:

$$FanOut = \frac{C_{Load}}{C_{in}}$$

where

C_{load} = total gate capacitance driven by the logic gate under consideration

C_{in} = the gate capacitance of the logic gate under consideration

Most often, inverters are used in the delay chain. However, NAND4 designs may also be found in the literature. In FO3 configuration (Fig. 25), each inverter of the ring oscillator is connect to the next-stage inverter (FO1) plus 2 inverter gates that have no action on the ring oscillator, but charge the inverter with 2 supplementary gate capacitances. FO4 consists in connecting the inverter output to 4 inverter inputs.

Performances

An improvement of switching performances close to a factor of 2 is observed between 14-nm and 7-nm designs, although VDD is reduced from 0.85 V to 0.65 V. The performance estimation is based on the simulation of a 3-inverter ring oscillator (RO) with FO3. The tool **Analysis -> Parametric Analysis** of Microwind is used to monitor the oscillating frequency for varying supply voltage VDD (Fig. 26). We choose s3 as monitoring signal, and select VDD as varying parameter, from 0.3 V to nominal voltage. We observe an oscillation starting 0.55V in 14-nm (VDD=0.85 V). For 7-nm, the oscillation starts at 0.50 V (VDD=0.65V).




Figure 26: A speed improvement close to a factor of 2 is observed between 14-nm 3-stage ring oscillator and 7-nm (RO3, FO3).

Simulation of Process Variations (PVT)

Considerable differences may be observed in terms of performances, depending on the process, voltage and temperature conditions. The usual temperature range is [-50°C..+125°C], the voltage variation VDD+/- 10%, and the process may also vary +/-15% for some key parameters such as the threshold voltage and mobility. Microwind gives access to “Process-Voltage-Temperature” (PVT) simulation through the command **Simulate** → **Simulation Parameters** → **Process Variations**. Direct access from the simulation waveform window is also possible using the button “**Process Variations**”. The most usual simulation consists of simulating extreme situations (Min and Max), as compared to typical conditions (Table 8).

- In *Min* situation, VT is high and the mobility U0 is low. The supply is minimum and the temperature is maximum. The ring oscillating is around 100 GHz.
- In *Max* situation, VT is low, mobility U0 is high and the channel is short (LINT<0). The supply is maximum and the temperature is minimum. The ring oscillation is around 250 GHz.

Parameter class	Parameter	Symbol (BSIM4)	Unit	Min (7-nm)	Typ (7-nm)	Max (7-nm)
Process	Threshold Voltage	VT	V	0.46	0.39	0.34
	Mobility	U0	m ² /V.s	0.023	0.027	0.031
Voltage	Supply	VDD	V	0.55	0.65	0.75
Temperature	Temperature	TEMP	°C	125	25	-50
Oscillating frequency						

Table 8: Variation of process parameters and effects on the oscillating frequency

7. 6-transistor static RAM

One of the most representative designs for comparing technology nodes is the static RAM cell designed using 6 transistors (6T-SRAM). High performance SRAM use 2 fins for internal inverters while high density SRAM use 1 fin.




Figure 27: 6T-SRAM implementation in FinFET (SRAM-6T-7nm.MSK)

In our implementation in Microwind (see Fig. 27), the layout size is 164 x 64 nm, with a surface area of 0.010 μm^2 . The layout obeys the basic design rules. Most contacts are shared with neighboring cells: the VSS, VDD contacts, the Select and Data lines. It is usual to find more aggressive layout design rules in RAM cell designs, in order to further decrease the cell area.

8. Compare technologies

A quick access to technology is proposed in **Simulation Parameters** (Fig. 28). MosFET technologies range from 0.18 μm to 20nm, FinFET technologies range from 14nm to 7nm. MosFET and FinFET designs are not compatible.




Figure 28: Quick access to MosFET and FinFET technologies

In Microwind 3.8, the command **Edit > Convert into FinFET** creates fins from N-diffusion. Only works for vertical gates. The command generates fins according to the fin pitch as described in the design rule file (r308). An example of fin generation from a MosFET layout is reported in Fig. 29.




Figure 29: Convert MosFET design into FinFET. Only vertical gates are considered.

9. Conclusions

This application note has illustrated the trends in nano-CMOS technology and introduced the 7-nm technology generation, based on technology information available from manufacturers. The key features of the 7-nm CMOS technology have been illustrated, including the FinFET, design for manufacturing and double patterning. A 3-stage ring, FinFETs with 1- μm equivalent width as well as interconnects with 1- μm length have been used for comparison purpose.

Acknowledgements

The adaptation of Microwind to 7-nm FinFET technology and the development of an e-learning course on nano-CMOS cell design have been made possible thanks to the financial support of the ERASMUS+ program Knowledge Alliance "Micro-Electronics Cloud Alliance" 562206-EPP-1-2015-1-BG-EPPKA2-KA.

References

- Brain R. (2017). 14 nm technology leadership. Technology and Manufacturing Day, Intel. 2017.
- Clark, L. T., (2016). ASAP7: A 7-nm finFET predictive process design kit. *Microelectronics Journal*, 53, 105-115.
- Collaert, N. (2016). Device architectures for the 5nm technology node and beyond. Semicon, Taiwan, 2016
- Hashemi, P., (2016, June). Replacement high-K/metal-gate High-Ge-content strained SiGe FinFETs with high hole mobility and excellent SS and reliability at aggressive EOT~ 7Å and scaled dimensions down to sub-4nm fin widths. In *VLSI Technology, 2016 IEEE Symposium on* (pp. 1-2). IEEE.
- Huang, Y. C. (2017). GAAFET Versus Pragmatic FinFET at the 5nm Si-Based CMOS Technology Node, *IEEE Journal of the Electron Devices Society*, 5, 3, pp. 164 – 169
- Mistry, K. (2017). 10 nm technology leadership, Technology and Manufacturing Day, Intel. 2017. mobility channels. In *Electron Devices Meeting (IEDM), 2016 IEEE International* (pp. 2-7). IEEE.
- Sicard, E. (2017). Introducing 14-nm FinFET technology in Microwind. Application note on-line. www.microwind.org
- Sicard, E. (2017). Introducing 10-nm FinFET technology in Microwind. Application note on-line. www.microwind.org
- Steegen, A. (2015, June). Technology innovation in an IoT Era. In *VLSI Technology (VLSI Technology), 2015 Symposium on* (pp. C170-C171). IEEE.
- Wikipedia <https://en.wikipedia.org/wiki/FO4>
- Wu, S. Y., (2016, December). A 7nm CMOS platform technology featuring 4 th generation FinFET transistors with a 0.027 um² high density 6-T SRAM cell for mobile SoC applications. In *Electron Devices Meeting (IEDM), 2016 IEEE International* (pp. 2-6). IEEE.
- Xie, R., (2016, December). A 7nm FinFET technology featuring EUV patterning and dual strained high
- Zheng, P. (2016). *Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies*. PhD dissertation, University of California, Berkeley.