The future evolution of the Fast Tracker processing unit
Résumé
Real time tracking is a key ingredient for online event selection at hadron colliders. The Silicon Vertex Tracker at the CDF experiment and the Fast Tracker at ATLAS are two successful examples of the importance of dedicated hardware to reconstruct full events at hadron colliders. We present the future evolution of this technology, for applications to the High Luminosity runs at the Large Hadron Collider where Data processing speed will be achieved with custom VLSI pattern recognition and linearized track fitting executed inside modern FPGAs, exploiting deep pipelining, extensive parallelism, and efficient use of available resources. In the current system, one large FPGA executes track fitting in full resolution inside low resolution candidate tracks found by a set of custom ASIC devices, called Associative Memories. The FTK dual structure, based on the cooperation of VLSI AM and programmable FPGAs, will remain, but we plan to increase the FPGA parallelism by associating one FPGA to each AM chip. Implementing the two devices in a single package would achieve further performance improvements, plus miniaturization and integration of the state of the art prototypes. We present the new architecture, the design of the FPGA logic performing all the complementary functions of the pattern matching inside the AM, the tests performed on hardware.
Mots clés
Field programmable gate arrays
Performance evaluation
Pattern matching
Roads
Parallel processing
Electronic mail
Hardware
silicon radiation detectors
application specific integrated circuits
field programmable gate arrays
position sensitive particle detectors
FPGA logic
fast tracker processing unit
real time tracking
online event selection
silicon vertex tracker
CDF experiment
ATLAS
Large Hadron Collider
VLSI pattern recognition
linearized track fitting
modern FPGA
custom ASIC devices
programmable FPGA
FPGA
integrated circuit
track data analysis
CERN LHC Coll
performance
programming