Skip to Main content Skip to Navigation
Conference papers

Robustness of SiC MOSFET under avalanche conditions

Abstract : In high voltage direct current (HVDC) converters, a series connection of semiconductor devices is often used to achieve the desired blocking voltage. In such configuration, an unequal voltage sharing may drive one or more devices into avalanche breakdown, eventually causing the failure of the entire group of devices. This paper presents the experimental evaluation of SiC MOSFETs from different manufacturers operated in avalanche. A setup was developed to test the devices under such condition. The reliability of SiC MOSFETs have been compared. To correlate the experimental results with the failure mechanism, the MOSFETs were decapsulated to identify the failure sites on the SiC dies. Examination results show that for some tested devices, the failure occurs at the metallization source of the die, and results in a short circuit between all three terminals of the MOSFETs. Furthermore, it has been found that the parasitic BJT latch up and the intrinsic temperature limit are the main failure mechanisms for these devices.
Document type :
Conference papers
Complete list of metadatas

Cited literature [12 references]  Display  Hide  Download
Contributor : Cyril Buttay <>
Submitted on : Friday, June 9, 2017 - 1:54:02 PM
Last modification on : Wednesday, July 8, 2020 - 12:43:52 PM
Document(s) archivé(s) le : Sunday, September 10, 2017 - 1:29:19 PM


Files produced by the author(s)



Ilyas Dchar, Marion Zolkos, Cyril Buttay, Hervé Morel. Robustness of SiC MOSFET under avalanche conditions. APEC, Mar 2017, Tampa, FL, United States. pp.2263-2268, ⟨10.1109/APEC.2017.7931015⟩. ⟨hal-01535735⟩



Record views


Files downloads