Skip to Main content Skip to Navigation
New interface
Book sections

Lightweight implementation of the POSIX threads API for an On-Chip MIPS multiprocessor with VCI interconnect

Abstract : This paper relates our experience in designing from scratch a multi-threaded kernel for a MIPS R3000 on-chip multiprocessor. We briefly present the target architecture build around an interconnect compliant with the Virtual Chip Interconnect (VCI), and the CPU characteristics. Then we focus on the implementation of part of the POSIX 1003.1b and 1003.1c standards. We conclude this case study by simulation results obtained by cycle true simulation of an MJPEG video decoder application on the multiprocessor, using several scheduler organizations and architectural parameters.
Document type :
Book sections
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-01534543
Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Wednesday, June 7, 2017 - 5:08:16 PM
Last modification on : Sunday, June 26, 2022 - 9:50:35 AM

Identifiers

Citation

Frédéric Pétrot, Pascal Gomez, Denis Hommais. Lightweight implementation of the POSIX threads API for an On-Chip MIPS multiprocessor with VCI interconnect. Embedded Software for SoC, Springer, pp.25-38, 2003, ⟨10.1007/0-306-48709-8_3⟩. ⟨hal-01534543⟩

Share

Metrics

Record views

33