Guidelines for Designing Smart and Reusable Analog IP Cores - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2004

Guidelines for Designing Smart and Reusable Analog IP Cores

Résumé

Every analog designer has to face with the legacy of the traditional analog development, an iterative conception process where a single computation loop can last a week. The tremendous gap between the analog and the digital world’s methodology of conception is sharper than ever. The reasons should be found both in the lack of automated tools and in the methodology itself. If a few commercial and academic softwares offer development environments, these environments do not easily allow creating analog generators because of lack of clear methodology. This paper presents a guideline for designing smart and reusable analog generators as an answer to the problem of analog IPs.
Fichier non déposé

Dates et versions

hal-01521137 , version 1 (11-05-2017)

Identifiants

  • HAL Id : hal-01521137 , version 1

Citer

Pierre Nguyen-Tuong, Marie-Minerve Rosset-Louërat, Alain Greiner. Guidelines for Designing Smart and Reusable Analog IP Cores. Sophia Antipolis MicroElectronics Forum (SAME), Oct 2004, Sophia Antipolis, France. pp.1-6. ⟨hal-01521137⟩
58 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More