Skip to Main content Skip to Navigation
Conference papers

Radix conversion for IEEE754-2008 mixed radix floating-point arithmetic

Olga Kupriianova 1 Christoph Lauter 1 Jean-Michel Muller 2, 3
1 PEQUAN - Performance et Qualité des Algorithmes Numériques
LIP6 - Laboratoire d'Informatique de Paris 6
2 ARIC - Arithmetic and Computing
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : Conversion between binary and decimal floating-point representations is ubiquitous. Floating-point radix conversion means converting both the exponent and the mantissa. We develop an atomic operation for FP radix conversion with simple straight-line algorithm, suitable for hardware design. Exponent conversion is performed with a small multiplication and a lookup table. It yields the correct result without error. Mantissa conversion uses a few multiplications and a small lookup table that is shared amongst all types of conversions. The accuracy changes by adjusting the computing precision.
Document type :
Conference papers
Complete list of metadata

Cited literature [9 references]  Display  Hide  Download
Contributor : Christoph Lauter <>
Submitted on : Tuesday, April 25, 2017 - 10:56:36 AM
Last modification on : Friday, June 25, 2021 - 3:40:05 PM
Long-term archiving on: : Wednesday, July 26, 2017 - 12:59:46 PM


Publisher files allowed on an open archive



Olga Kupriianova, Christoph Lauter, Jean-Michel Muller. Radix conversion for IEEE754-2008 mixed radix floating-point arithmetic. 2013 Asilomar Conference on Signals, Systems and Computers , Nov 2013, Pacific Grove, CA, United States. pp.1134 - 1138, ⟨10.1109/ACSSC.2013.6810471⟩. ⟨hal-01513505⟩



Record views


Files downloads