C. Alias, B. Pasca, and A. Plesco, FPGA-specific synthesis of loop-nests with pipelined computational cores, Microprocessors and Microsystems, vol.36, issue.8, p.2012
DOI : 10.1016/j.micpro.2012.06.009
URL : https://hal.archives-ouvertes.fr/hal-00761515

G. Caffarena, J. A. Lopez, C. Carreras, and O. Nieto-taladriz, High-Level Synthesis of Multiple Word-Length DSP Algorithms Using Heterogeneous-Resource FPGAs, 2006 International Conference on Field Programmable Logic and Applications, pp.1-4, 2006.
DOI : 10.1109/FPL.2006.311288

L. Florent-de-dinechin and . Didier, Table-Based Division by Small Integer Constants, pp.53-63, 2012.

B. Florent-de-dinechin and . Pasca, High-Performance Computing Using FPGAs, chapter Reconfigurable Arithmetic for High-Performance Computing, pp.631-663, 2013.

B. Florent-de-dinechin, O. Pasca, . Cret¸, R. Cret¸, and . Tudoran, An FPGA-specific approach to floating-point accumulation and sumof-products, Field-Programmable Technologies, pp.33-40, 2008.

J. Doerfert, K. Streit, S. Hack, and Z. Benaissa, Polly's polyhedral scheduling in the presence of reductions, 1505.

A. Floc-'h, T. Yuki, A. El-moussawi, A. Morvan, K. Martin et al., GeCoS: A framework for prototyping custom hardware design flows, Source Code Analysis and Manipulation (SCAM), pp.100-105, 2013.

M. Gort and J. H. Anderson, Range and bitmask analysis for hardware optimization in high-level synthesis, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), pp.773-779, 2013.
DOI : 10.1109/ASPDAC.2013.6509694

J. Hrica, Floating-point design with vivado HLS, 2012. Xilinx Application Note

N. Kapre and A. Dehon, Optimistic parallelization of floatingpoint accumulation, 18th IEEE Symposium on Computer Arithmetic, pp.205-216, 2007.

U. Kulisch and V. Snyder, The exact dot product as basic tool for long interval arithmetic, Computing, vol.205, issue.3, pp.307-313, 2011.
DOI : 10.1007/s00607-010-0127-7

M. Langhammer, Floating point datapath synthesis for FPGAs, 2008 International Conference on Field Programmable Logic and Applications, pp.355-360, 2008.
DOI : 10.1109/FPL.2008.4629963

R. Nane, V. M. Sima, C. Pilato, J. Choi, B. Fort et al., A Survey and Evaluation of FPGA High-Level Synthesis Tools, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.35, issue.10, pp.351591-1604, 2016.
DOI : 10.1109/TCAD.2015.2513673

X. Redon and P. Feautrier, Detection of scans in the polytope model. Parallel Algorithms Appl, pp.229-263, 2000.

O. Sentieys, D. Menard, D. Novo, and K. Parashar, Automatic Fixed-Point Conversion: a Gateway to High-Level Power Optimization, Tutorial at IEEE/ACM Design Automation and Test in Europe (DATE), 2014.
URL : https://hal.archives-ouvertes.fr/hal-01100230