A Failure Detector for HPC Platforms

Abstract : Building an infrastructure for exascale applications requires, in addition to many other key components, a stable and efficient failure detector. This paper describes the design and evaluation of a robust failure detector, that can maintain and distribute the correct list of alive resources within proven and scalable bounds. The detection and distribution of the fault information follow different overlay topologies that together guarantee minimal disturbance to the applications. A virtual observation ring minimizes the overhead by allowing each node to be observed by another single node, providing an unobtrusive behavior. The propagation stage is using a non uniform variant of a reliable broadcast over a circulant graph overlay network, and guarantees a logarithmic fault propagation. Extensive simulations, together with experiments on the Titan ORNL supercomputer, show that the algorithm performs extremely well and exhibits all the desired properties of an exascale-ready algorithm.
Document type :
Reports
Complete list of metadatas

Cited literature [31 references]  Display  Hide  Download

https://hal.inria.fr/hal-01453086
Contributor : Equipe Roma <>
Submitted on : Thursday, February 2, 2017 - 3:28:37 PM
Last modification on : Wednesday, June 12, 2019 - 1:34:54 AM
Long-term archiving on : Friday, May 5, 2017 - 1:32:33 PM

File

RR-9024.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01453086, version 1

Citation

George Bosilca, Aurélien Bouteiller, Amina Guermouche, Thomas Hérault, Yves Robert, et al.. A Failure Detector for HPC Platforms. [Research Report] RR-9024, INRIA. 2017. ⟨hal-01453086⟩

Share

Metrics

Record views

595

Files downloads

525