Y. S. Chen, C. S. Wang, and Y. J. Yang, Combining vibration test with finite element analysis for the fatigue life estimation of PBGA components, Microelectronics Reliability, vol.48, issue.4, pp.638-944, 2008.
DOI : 10.1016/j.microrel.2007.11.006

F. X. Che and J. H. Pang, Vibration reliability test and finite element analysis for flip chip solder joints, Microelectronics Reliability, vol.49, issue.7, pp.754-760, 2009.
DOI : 10.1016/j.microrel.2009.03.022

D. Yu, A. Al-yafawi, T. T. Nguyen, and S. Park, High-cycle fatigue life prediction for Pb-free BGA under random vibration loading, Microelectronics Reliability, vol.51, issue.3, pp.649-58, 2011.
DOI : 10.1016/j.microrel.2010.10.003

F. Liu, Y. Lu, Z. Wang, and Z. Zhang, ³1XPHULFDO simulation and fatigue life estimation of BGA packages XQGHU UDQGRP YLEUDWLRQ ORDGLQJ´, Microelectronics Reliability, pp.2777-2785, 2015.

Y. Zhou and A. Dasgupta, ³9LEUDWLRQ 'XUDELOLW\ Assessment of Sn3.0Ag0.5Cu & Sn37Pb Solders Under Harmonic Excitation´, Proceedings of the IMECE, 2007.

B. Zhou, B. J. Qiu, and Y. F. En, ³9LEUDWLRQ GXUDELOLW\ modeling and dynamic response analysis of PBGA PL, HGVROGHUMRLQWV´Proceedings of 11 th International Conference on Electronic Packaging Technology & High Density Packaging, pp.616-619, 2010.

D. B. Barker, Y. S. Chen, and A. Dasgupta, ³Estimating the vibration fatigue life of quad leaded surface mount components´Journalcomponents´Journal of Electronic Packaging, pp.195-200, 1993.

Q. Guo, M. Zhao, . Rswlpl, D. Dwlrq´, and Q. Yro, ³)DWLJXH RI 607 VROGHU MRLQW including torsional curvature and chip location, pp.887-889, 2005.
DOI : 10.1007/s00170-003-2044-9

R. A. Amy, G. S. Aglietti, and G. Richardson, Board-Level Vibration Failure Criteria for Printed Circuit Assemblies: An Experimental Approach, IEEE Transactions on Electronics Packaging Manufacturing, vol.33, issue.4, pp.303-311, 2010.
DOI : 10.1109/TEPM.2010.2084092

L. Zhang, R. Sitaraman, V. Patwardhan, L. Nguyen, and N. Kelkar, Solder joint reliability model vath modified Darveaux's equations for the micro smd wafer level-chip scale package family, 53rd Electronic Components and Technology Conference, 2003. Proceedings., pp.572-577, 2003.
DOI : 10.1109/ECTC.2003.1216338