A Low DDR Bandwidth 100FPS 1080p Video 2D Discrete Wavelet Transform Implementation on FPGA

Mohammed Ibraheem 1 Syed Zahid Ahmed 1 Khalil Hachicha 1 Patrick Garda 1
1 SYEL - Systèmes Electroniques
LIP6 - Laboratoire d'Informatique de Paris 6
Document type :
Conference papers
Complete list of metadatas

https://hal.sorbonne-universite.fr/hal-01440500
Contributor : Mohammed Ibraheem <>
Submitted on : Thursday, January 19, 2017 - 12:10:59 PM
Last modification on : Thursday, March 21, 2019 - 1:04:56 PM

Identifiers

Citation

Mohammed Ibraheem, Syed Zahid Ahmed, Khalil Hachicha, Patrick Garda. A Low DDR Bandwidth 100FPS 1080p Video 2D Discrete Wavelet Transform Implementation on FPGA. FPGA '16 Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Feb 2016, Monterey, California, United States. ⟨10.1145/2847263.2847321⟩. ⟨hal-01440500⟩

Share

Metrics

Record views

160