Cache Aware Dynamics Data Layout for Efficient Shared Memory Parallelisation of EUROPLEXUS

Abstract : Parallelizing industrial simulation codes like the EUROPLEXUS software dedicated to the analysis of fast transient phenomena, is challenging. In this paper we focus on the efficient parallelization on a multi-core shared memory node. We propose to have each thread gather the data it needs for processing a given iteration range, before to actually advance the computation by one time step on this range. This lazy cache aware layout construction enables to keep the original data structure and leads to very localised code modifications. We show that this approach can improve the execution time by up to 40% when the task size is set to have the data fit in the L2 cache.
Complete list of metadatas

Cited literature [17 references]  Display  Hide  Download


https://hal.archives-ouvertes.fr/hal-01420005
Contributor : Bruno Raffin <>
Submitted on : Tuesday, December 20, 2016 - 11:16:25 PM
Last modification on : Wednesday, February 20, 2019 - 9:10:06 AM
Long-term archiving on : Tuesday, March 21, 2017 - 9:40:18 AM

Identifiers

Collections

Citation

Marwa Sridi, Bruno Raffin, Vincent Faucher. Cache Aware Dynamics Data Layout for Efficient Shared Memory Parallelisation of EUROPLEXUS. International Conference on Computational Science (ICCS), Jun 2016, San Diego, United States. pp.1083 - 1092, ⟨10.1016/j.procs.2016.05.413⟩. ⟨hal-01420005⟩

Share

Metrics

Record views

974

Files downloads

369