A simple 3.8mW, 300 MHz, 4-bit flash analog-to-digital converter

Abstract : This paper presents a fully differential comparator that can be used in a N bit Flash A/D converter as continuous-time sigma-delta modulator quantizer. The comparator is an extension of the dynamic comparator presented by Lewis and Gray, resulting in a 4 bit A/D. Its main advantages are : compact architecture based on MOS transistor only, without any passive components such as resistance ladder or switch capacitance, fully differential input and output voltages, operating at very low voltage. Using this comparator, a 4 bit flash A/D converter has been designed in a 0.13μm CMOS technology, under 1.2V supply voltage. It operates at 300Msample/s, suitable for over sampled data converter. The simulation shows a 3.8mW power consumption for the whole ADC.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01419641
Contributor : Lip6 Publications <>
Submitted on : Monday, December 19, 2016 - 5:15:49 PM
Last modification on : Thursday, March 21, 2019 - 2:31:26 PM

Identifiers

Citation

Laurent de Lamarre, Marie-Minerve Rosset-Louërat, Andreas Kaiser. A simple 3.8mW, 300 MHz, 4-bit flash analog-to-digital converter. Microtechnologies for the New Millennium 2005 VLSI Circuits and Systems II, May 2005, Sevilla, Spain. pp.825-832, ⟨10.1117/12.608343⟩. ⟨hal-01419641⟩

Share

Metrics

Record views

124