A Flexible SoC and Its Methodology for Parser-Based Applications

Abstract : Embedded systems are being increasingly network interconnected. They require to interact with their environment through text-based protocol messages. Parsing such messages is control-dominated. The work presented in this article attempts to accelerate message parsers using a codesign-based approach. We propose a generic architecture associated to an automated design methodology that enables a SoC/SoPC system generation from high-level specifications of message protocols. Experimental results obtained on a Xilinx ML605 board show acceleration factors ranging from 4 to 11. Both static and dynamic reconfigurations of coprocessors are discussed then evaluated so as to reduce the system hardware complexity.
Document type :
Journal articles
Complete list of metadatas

Cited literature [33 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-01415653
Contributor : Laurent Réveillère <>
Submitted on : Tuesday, December 13, 2016 - 2:04:25 PM
Last modification on : Friday, July 12, 2019 - 11:16:03 AM
Long-term archiving on : Tuesday, March 14, 2017 - 1:10:54 PM

File

article-trets-2.pdf
Files produced by the author(s)

Identifiers

Citation

Bertrand Le Gal, Yérom-David Bromberg, Laurent Réveillère, Jigar Solanki. A Flexible SoC and Its Methodology for Parser-Based Applications. ACM Transactions on Reconfigurable Technology and Systems (TRETS), ACM, 2016, 10 (1), pp.4. ⟨10.1145/2939379⟩. ⟨hal-01415653⟩

Share

Metrics

Record views

543

Files downloads

317