Skip to Main content Skip to Navigation
Conference papers

Acceleration of FMU Co-Simulation On Multi-core Architectures

Salah Eddine Saidi 1 Nicolas Pernet 1 Yves Sorel 2 Abir Ben Khaled 1
2 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : The design of cyber-physical systems is a complex process and relies on the simulation of the system behavior before its deployment. Co-simulation allows system designers to simulate a whole system composed of a number of interconnected subsystems. Traditionally, these models are modeled by experts of different fields using different tools, and then integrated into one environment to perform simulation at the system-level. This results in complex and heavy co-simulations and requires adequate solutions and tools in order to reduce the execution time. Unfortunately, most modeling tools perform only mono-core simulations and do not take advantage of the omnipresent multi-core processors. This paper addresses the problem of efficient parallelization of co-simulations. It presents a multi-core scheduling heuris-tic for parallelizing FMI-compliant models on multi-core processors. The limitations of this heuristic are highlighted and two solutions for dealing with them are presented. The obtained speed-up using each of these solutions is illustrated and discussed for further improvements .
Complete list of metadata

Cited literature [12 references]  Display  Hide  Download
Contributor : Yves Sorel Connect in order to contact the contributor
Submitted on : Monday, November 21, 2016 - 1:04:08 PM
Last modification on : Friday, January 21, 2022 - 3:15:00 AM
Long-term archiving on: : Monday, March 20, 2017 - 5:57:50 PM


Files produced by the author(s)




Salah Eddine Saidi, Nicolas Pernet, Yves Sorel, Abir Ben Khaled. Acceleration of FMU Co-Simulation On Multi-core Architectures. Japanese Modelica Conference, May 2016, Tokyo, Japan. pp.106 - 112, ⟨10.3384/ecp16124106⟩. ⟨hal-01400033⟩



Les métriques sont temporairement indisponibles