N. Bharathi, P. Neelamegam, ]. Huth, and J. Cebula, A Reconfigurable Framework for Cloud Computing Architecture, Journal of Artificial Intelligence, vol.6, issue.1, pp.117-120, 2011.
DOI : 10.3923/jai.2013.117.120

L. Schubert, K. G. Jeffery, and B. Neideckerlutz, The Future of Cloud Computing: Opportunities for European Cloud Computing Beyond 2010:-expert Group Report, Tech. Rep. European Commission, Information Society and Media, 2010.

T. El-ghazawi, E. El-araby, M. Huang, K. Gaj, V. Kindratenko et al., The Promise of High-Performance Reconfigurable Computing, Computer, vol.41, issue.2, pp.69-76, 2008.
DOI : 10.1109/MC.2008.65

A. Putnam, A. M. Caulfield, E. S. Chung, D. Chiou, K. Constantinides et al., A reconfigurable fabric for accelerating large-scale datacenter services, Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA '14, pp.13-24, 2014.

S. Byma, J. Steffan, H. Bannazadeh, A. Leon-garcia, and P. Chow, FPGAs in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack, 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, pp.109-116, 2014.
DOI : 10.1109/FCCM.2014.42

J. D. Gazzano, F. Sanchez-molina, F. Rincon, and J. C. López, Integrating Reconfigurable Hardware-Based Grid for High Performance Computing, The Scientific World Journal, vol.2015, 2015.
DOI : 10.1109/5992.805137

R. Dafali, J. Diguet, and M. Sevaux, Key Research Issues for Reconfigurable Network-on-Chip, 2008 International Conference on Reconfigurable Computing and FPGAs, pp.181-186, 2008.
DOI : 10.1109/ReConFig.2008.72
URL : https://hal.archives-ouvertes.fr/hal-00369060

. Xilinx, Partial Reconfiguration User Guide, 2013.

D. Atienza, F. Angiolini, S. Murali, A. Pullini, L. Benini et al., Network-on-Chip design and synthesis outlook, Integration, the VLSI Journal, vol.41, issue.3, pp.340-359, 2008.
DOI : 10.1016/j.vlsi.2007.12.002

A. Agarwal, C. Iskander, and R. Shankar, Survey of network on chip (noc) architectures & contributions, Journal of engineering, Computing and Architecture, vol.3, issue.1, pp.21-27, 2009.

P. Pande, C. Grecu, A. Ivanov, R. Saleh, and G. Micheli, Design, Synthesis, and Test of Networks on Chips, Cota, A. Morais Amory, and M. Soares Lubaszewski, Reliability, Availability and Serviceability of Networks-on-Chip, pp.404-413, 2005.
DOI : 10.1109/MDT.2005.108

F. Alshuwaier, A. Alshwaier, and A. Areshey, Applications of cloud computing in education, Computing and Networking Technology (ICCNT), 2012 8th International Conference on, pp.26-33, 2012.

P. Francisco, The Netezza data appliance architecture: A platform for high performance data warehousing and analytics, IBM Redbooks, 2011.

A. Putnam, A. Caulfield, E. Chung, D. Chiou, K. Constantinides et al., A reconfigurable fabric for accelerating large-scale datacenter services, Computer Architecture (ISCA) 2014 ACM/IEEE 41st International Symposium on, pp.13-24, 2014.

J. Ouyang, S. Lin, W. Qi, Y. Wang, B. Yu et al., SDA : Software- Defined Accelerator for Large-Scale DNN Systems, HOT CHIPS, pp.1-23, 2014.

S. A. Fahmy, K. Vipin, and S. Shreejith, Virtualized FPGA Accelerators for Efficient Cloud Computing, 2015 IEEE 7th International Conference on Cloud Computing Technology and Science (CloudCom), pp.430-435, 2015.
DOI : 10.1109/CloudCom.2015.60

E. El-araby, I. Gonzalez, and T. El-ghazawi, Virtualizing and sharing reconfigurable resources in High-Performance Reconfigurable Computing systems, 2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications, pp.1-8, 2008.
DOI : 10.1109/HPRCTA.2008.4745683

O. Knodel and R. Spallek, Computing Framework for Dynamic Integration of Reconfigurable Resources in a Cloud, 2015 Euromicro Conference on Digital System Design, pp.337-344, 2015.
DOI : 10.1109/DSD.2015.37

H. L. Kidane, E. Bourennane, and G. Ochoa-ruiz, NoC Based Virtualized Accelerators for Cloud Computing, 2016 IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSOC), pp.133-137, 2016.
DOI : 10.1109/MCSoC.2016.21
URL : https://hal.archives-ouvertes.fr/hal-01464550

F. Moraes, N. Calazans, A. Mello, L. Mller, and L. Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, vol.38, issue.1, pp.69-93, 2004.
DOI : 10.1016/j.vlsi.2004.03.003