Models of parallel computation: a survey and synthesis, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, pp.61-70, 1995. ,
DOI : 10.1109/HICSS.1995.375476
From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations, First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings., pp.123-132, 2003. ,
DOI : 10.1109/MEMCOD.2003.1210097
Handbook of signal processing systems, 2013. ,
Programming Heterogeneous MP- SoCs, 2014. ,
Synchronization and linearity: an algebra for discrete event systems, 1992. ,
Intermediate representations for design automation of multiprocessor DSP systems, Design Automation for Embedded Systems, vol.7, issue.4, pp.307-323, 2002. ,
DOI : 10.1023/A:1020307222052
An approach for quantitative analysis of application-specific dataflow architectures, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors, 1997. ,
DOI : 10.1109/ASAP.1997.606839
Taming heterogeneity - the Ptolemy approach, Proceedings of the IEEE, pp.127-144, 2003. ,
DOI : 10.1109/JPROC.2002.805829
Synchronous data flow, Proceedings of the IEEE, 1987. ,
DOI : 10.1109/PROC.1987.13876
Dataflow process networks, Proceedings of the IEEE, 1995. ,
DOI : 10.1109/5.381846
Heterogeneous design in functional DIF, Proceedings of SAMOS VIII, 2008. ,
Functional DIF for Rapid Prototyping, 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping, pp.17-23, 2008. ,
DOI : 10.1109/RSP.2008.32
A bridging model for parallel computation, Communications of the ACM, vol.33, issue.8, pp.103-111, 1990. ,
DOI : 10.1145/79173.79181
The architecture analysis & design language (AADL): An introduction, DTIC Document, 2006. ,
CHARMED: A multi-objective cosynthesis framework for multi-mode embedded systems, Proceedings of the ASAP Conference, pp.28-40, 2004. ,
Un nouveau modèle générique d'architecture hétérogène pour la méthodologie AAA, Actes JFAAA, 2002. ,
Scheduling, binding and routing system for a run-time reconfigurable operator based multimedia architecture, Proceedings of the DASIP Conference, pp.168-175, 2010. ,
URL : https://hal.archives-ouvertes.fr/hal-00663458
A system-level architecture model for rapid prototyping of heterogeneous multicore embedded systems, Proceedings of the DASIP conference, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00429397
A methodology to design programmable embedded systems, " in Embedded processor design challenges, pp.18-37, 2002. ,