B. M. Maggs, L. R. Matheson, and R. E. Tarjan, Models of parallel computation: a survey and synthesis, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, pp.61-70, 1995.
DOI : 10.1109/HICSS.1995.375476

T. Grandpierre and Y. Sorel, From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations, First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings., pp.123-132, 2003.
DOI : 10.1109/MEMCOD.2003.1210097

S. S. Bhattacharyya, E. Deprettere, R. Leupers, and J. Takala, Handbook of signal processing systems, 2013.

J. , C. Mazo, and R. Leupers, Programming Heterogeneous MP- SoCs, 2014.

F. Baccelli, G. Cohen, G. J. Olsder, and J. Quadrat, Synchronization and linearity: an algebra for discrete event systems, 1992.

N. Bambha, V. Kianzad, M. Khandelia, and S. S. Bhattacharyya, Intermediate representations for design automation of multiprocessor DSP systems, Design Automation for Embedded Systems, vol.7, issue.4, pp.307-323, 2002.
DOI : 10.1023/A:1020307222052

B. Kienhuis, E. Deprettere, K. Vissers, P. Van, and . Wolf, An approach for quantitative analysis of application-specific dataflow architectures, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors, 1997.
DOI : 10.1109/ASAP.1997.606839

J. Eker, J. W. Janneck, E. Lee, J. Liu, X. Liu et al., Taming heterogeneity - the Ptolemy approach, Proceedings of the IEEE, pp.127-144, 2003.
DOI : 10.1109/JPROC.2002.805829

E. A. Lee and D. G. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, 1987.
DOI : 10.1109/PROC.1987.13876

E. A. Lee and T. M. Parks, Dataflow process networks, Proceedings of the IEEE, 1995.
DOI : 10.1109/5.381846

W. Plishker, N. Sane, M. Kiemb, and S. S. Bhattacharyya, Heterogeneous design in functional DIF, Proceedings of SAMOS VIII, 2008.

W. Plishker, N. Sane, M. Kiemb, K. Anand, and S. S. Bhattacharyya, Functional DIF for Rapid Prototyping, 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping, pp.17-23, 2008.
DOI : 10.1109/RSP.2008.32

L. G. Valiant, A bridging model for parallel computation, Communications of the ACM, vol.33, issue.8, pp.103-111, 1990.
DOI : 10.1145/79173.79181

P. H. Feiler, D. P. Gluch, and J. J. Hudak, The architecture analysis & design language (AADL): An introduction, DTIC Document, 2006.

V. Kianzad and S. S. Bhattacharyya, CHARMED: A multi-objective cosynthesis framework for multi-mode embedded systems, Proceedings of the ASAP Conference, pp.28-40, 2004.

T. Grandpierre and Y. Sorel, Un nouveau modèle générique d'architecture hétérogène pour la méthodologie AAA, Actes JFAAA, 2002.

E. Raffin, C. Wolinski, F. Charot, K. Kuchcinski, S. Guyetant et al., Scheduling, binding and routing system for a run-time reconfigurable operator based multimedia architecture, Proceedings of the DASIP Conference, pp.168-175, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00663458

M. Pelcat, J. Nezan, J. Piat, J. Croizer, and S. Aridhi, A system-level architecture model for rapid prototyping of heterogeneous multicore embedded systems, Proceedings of the DASIP conference, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00429397

B. Kienhuis, E. F. Deprettere, P. Van-der, K. Wolf, and . Vissers, A methodology to design programmable embedded systems, " in Embedded processor design challenges, pp.18-37, 2002.