M. Benazouz, O. Marchetti, A. Munier-kordon, and P. Urard, A new approach for minimizing buffer capacities with throughput constraint for embedded system design, ACS/IEEE International Conference on Computer Systems and Applications, AICCSA 2010, pp.1-8, 2010.
DOI : 10.1109/AICCSA.2010.5586972
URL : https://hal.archives-ouvertes.fr/hal-01288687

L. Cudennec, P. Dubrulle, F. Galea, T. Goubier, and R. Sirdey, Generating Code and Memory Buffers to Reorganize Data on Many-core Architectures, Procedia Computer Science, vol.29, pp.1123-1133, 2014.
DOI : 10.1016/j.procs.2014.05.101
URL : https://hal.archives-ouvertes.fr/hal-01071474

K. Desnos, M. Pelcat, J. Nezan, and S. Aridhi, Memory Analysis and Optimized Allocation of Dataflow Applications on Shared-Memory MPSoCs, Journal of Signal Processing Systems, vol.23, issue.1, pp.19-37, 2014.
DOI : 10.1007/s11265-014-0952-6
URL : https://hal.archives-ouvertes.fr/hal-01083576

K. Desnos, M. Pelcat, J. Nezan, and S. Aridhi, On Memory Reuse Between Inputs and Outputs of Dataflow Actors, ACM Transactions on Embedded Computing Systems, vol.15, issue.2, p.25, 2016.
DOI : 10.1145/2871744
URL : https://hal.archives-ouvertes.fr/hal-01284333

D. Lee, S. S. Bhattacharyya, and W. Wolf, High-Performance Buffer Mapping to Exploit DRAM Concurrency in Multiprocessor DSP Systems, 2009 IEEE/IFIP International Symposium on Rapid System Prototyping, pp.137-144, 2009.
DOI : 10.1109/RSP.2009.34

E. A. Lee and D. G. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

E. A. Lee and T. M. Parks, Dataflow process networks, Proceedings of the IEEE, pp.773-801, 1995.
DOI : 10.1109/5.381846

Y. Lesparre, A. Munier-kordon, and J. Delosme, Compile-time mapping of dataflow applications with buffer minimization, IDEA, pp.9-12, 2015.

A. Mercat, J. Nezan, D. Menard, and J. Zhang, Implementation of a Stereo Matching algorithm onto a Manycore Embedded System, 2014 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1296-1299, 2014.
DOI : 10.1109/ISCAS.2014.6865380

P. Murthy and S. Bhattacharyya, Shared memory implementations of synchronous dataflow specifications, DATE. ACM, 2000.

T. M. Parks, Bounded scheduling of process networks, 1995.

M. Pelcat, K. Desnos, J. Heulot, C. Guy, J. Nezan et al., Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming, 2014 6th European Embedded Design in Education and Research Conference (EDERC), 2014.
DOI : 10.1109/EDERC.2014.6924354
URL : https://hal.archives-ouvertes.fr/hal-01059313

J. Pino, S. Bhattacharyya, and E. Lee, A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs, 1995.

S. Stuijk, M. Geilen, and T. Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual conference on Design automation , DAC '06, pp.899-904, 2006.
DOI : 10.1145/1146909.1147138

W. A. Wulf and S. A. Mckee, Hitting the memory wall, ACM SIGARCH Computer Architecture News, vol.23, issue.1, pp.20-24, 1995.
DOI : 10.1145/216585.216588