Skip to Main content Skip to Navigation
Conference papers

FPGA memory optimization for real-time imaging

Abstract : most of advanced driver assistance systems are developed for safety and better driving. Safety system using image processing, like Hough transform, requires a lot of memory whose underutilization can lead to decrease the real time performances. Internal memories on reconfigurable devices such as FPGA are limited in size, number and bandwidth. Memory optimization cannot be done solely at the application level. Holistic design-space exploration is necessary to leverage the inherent locality of applications and reduce memory accesses. In this paper, we target FPGA internal memories optimization by adding a small register-based multi-ported cache memory in front of each internal FPGA memory block to increase their bandwidth. The dimensions of this cache are explored according to the locality of the function implemented. The exploration uses a cumulative-write cache exhibiting 1.5 to 2 speedup compared to the best FPGA implementations. The solution is optimized with an identical number of memory and few added registers and LUT.
Document type :
Conference papers
Complete list of metadatas
Contributor : Virginie Fresse <>
Submitted on : Tuesday, October 25, 2016 - 12:13:05 PM
Last modification on : Thursday, November 19, 2020 - 1:02:13 PM


  • HAL Id : hal-01387224, version 1


Dominique Houzet, Virginie Fresse, Hubert Konik. FPGA memory optimization for real-time imaging. Conference on Design and Architectures for Signal and Image Processing (DASIP 2016), Oct 2016, Rennes, France. ⟨hal-01387224⟩



Record views