



**HAL**  
open science

## Comparison of topside contact layouts for power dies embedded in PCB

Chenjiang Yu, Cyril Buttay, Eric Labouré, Vincent Bley, Céline Combettes,  
Gilles Brillat

► **To cite this version:**

Chenjiang Yu, Cyril Buttay, Eric Labouré, Vincent Bley, Céline Combettes, et al.. Comparison of topside contact layouts for power dies embedded in PCB. ESTC, IMAPS, Sep 2016, Grenoble, France. 10.1109/ESTC.2016.7764707 . hal-01373042

**HAL Id: hal-01373042**

**<https://hal.science/hal-01373042>**

Submitted on 28 Sep 2016

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Comparison of topside contact layouts for power dies embedded in PCB

Chenjiang YU<sup>1</sup>, Cyril BUTTAY<sup>2</sup>, Éric LABOURÉ<sup>1</sup>, Vincent BLEY<sup>3</sup>,  
Céline COMBETTES<sup>3</sup>, Gilles BRILLAT<sup>3</sup>

GeePs, UMR CNRS 8507,  
CentraleSupélec, Univ. Paris-Sud  
Université Paris-Saclay  
Sorbonne Universités  
UPMC Univ Paris 06, 3 & 11 rue  
Joliot-Curie  
Plateau de Moulon 91192  
Gif-sur-Yvette CEDEX, France

Laboratoire Ampère  
CNRS UMR 5005, Bat L de Vinci,  
21 av. Capelle, 69621 Villeurbanne,  
France,  
cyril.buttay@insa-lyon.fr

Université de Toulouse; UPS, INPT;  
LAPLACE;  
118 route de Narbonne - Bât. 3R3  
F-31062 Toulouse cedex 9, France.  
CNRS; LAPLACE;  
F-31062 Toulouse, France

## Abstract

Embedding of power semiconductor dies in PCB is a very attractive technology, especially to achieve interconnects with a very low parasitic inductance and resistance. In this paper, we focus on the contact resistance and current distribution in a large ( $6 \times 6 \text{mm}^2$ ) diode embedded in PCB, as a function of the layout of its topside contact. We demonstrate that by choosing a suitable contact layout, it is possible to achieve a very low contact resistance.

## Introduction

Large wide bandgap power semiconductors (especially those based on silicon carbide or gallium nitride) bring very high switching speed capability, which can reach several kiloamperes per microsecond, and voltages of more than 10 kilovolts per microsecond. These devices make it possible to reduce the size of converters or to increase the conversion efficiency. However, as the conventional electrical interconnections are usually established by wire-bonding, which has large stray inductances, the high frequency switching generates high switching losses. To avoid this drawback and take full advantage of these fast components, it is necessary to design very low inductance interconnects. For example, in [1], the authors present a switching cell with a sub-nanohenry inductance designed for GaN transistors. For such high-density and low inductance interconnects, the printed-circuit board (PCB) technology is very attractive. This technology offers a variety of interconnect possibilities, and make it possible to process many dies at once.

Among the various proposed PCB solutions, we will focus on those that make use of rigid PCB technology, with boards thicknesses ranging from a few hundred of microns up to a few millimetres. Thanks to this thickness, devices can be embedded within the PCB substrate. For example, various manufacturers sell dielectric layers that can be introduced in the stack of a multilayer PCB to form capacitors [2]. An example of a converter integrating such capacitive layers is given in [3]. In the same paper, the authors also stack some magnetic layers to form an "Embedded Passive Integrated Circuit" (emPIC).

One weak point of PCBs technology is its poor thermal conductivity (usually lower than  $1 \text{ W/mK}$ , as compared to  $24 \text{ W/mK}$  for alumina or  $150 \text{ W/mK}$  for AlN ceramics), while power semiconductor devices produce usually a high power density ( $100 \text{ W/cm}^2$ ). For this reason, many researchers focus on integrating the active rather than the passive devices in the PCB. This allows for a shorter distance between the active component and the cooling system [4].

In [5], the authors describe some commercially-available PCB integration technologies for active devices. Many of these technologies were developed through the European projects "Hermès" and "Hiding Dies", or through the German project "HiLevel". These projects included work on the manufacturing technology, on the design tools, and on validation [6]. In particular, one of the demonstrators of the "HiLevel" project included a 50 kW inverter for hybrid cars, which is described in [7]: the dies are firstly soldered to a thick copper layer (for thermal management), and then embedded in PCB layers. The pads of the dies are then exposed by removing the insulating material with a laser. In [8], the exposition of the pads is performed by mechanically grinding away the PCB materials. This results a converter of very low parasitic inductances, and allows for very close decoupling, as the decoupling capacitors are mounted directly on top of the power semiconductor dies.

Some authors do not use the PCB material, but the structures they propose offer many features of PCB embedding. For example, in [9], power die are attached on a DBC and integrated in a ceramic frame. In [10], a polyimide layer is employed around the dies. Finally, the "SiPLIT" [11] technology, uses some steps of the PCB technology (lamination, electroplating) to form a power module with very low parasitic inductances.

In this paper, we give firstly a short presentation of the embedding technology process we use. Then, test vehicles dedicated to the study of the contact resistance are presented. Following this, we propose an electrical model for these test vehicles, and we compare the calculations and experimentation results of these vehicles.




Figure 1: The different stages of the die embedding process: a die is silver-sintered onto a substrate (a), then prepregs and copper foil are stacked (b). This stack is laminated (c). The copper foil is chemically etched above the die (d), and the exposed epoxy material is ablated using a CO<sub>2</sub> laser (e). Finally, electroplated copper is deposited to connect the die topside (f).


## Embedding technology

The embedding process is detailed in [12], and summarized in figure 1. It is performed in-house using prototype-scale equipment.


First, the dies are prepared: most dies currently available on the market have an aluminium topside finish, which is not compatible with our embedding technology [12]. A copper layer must therefore be deposited prior to the embedding. This is performed by evaporating a titanium adhesion layer (50 nm), followed by copper (150 nm or 500 nm) through a shadow mask in a PVD system (electron beam system EVA300, Alliance concept).

The workflow for embedding is as follows:

- a The die to be embedded is attached to a copper or DBC substrate using silver sintering. With solder, the die would float on a liquid layer during reflow, and could move slightly. With silver-sintering, which is a solid-state technology, the die remains exactly at the same position throughout the process. This is important as the die is no longer visible once embedded. Silver sintering is performed without pressure (in an oven), using material from Heraeus (Microbond ASP295-series)
- b The outline of the die is laser-cut in layers of prepreg (FR4 Isola 370HR), which are stacked on the substrate (alignment holes are also present on the prepreg layer and the substrate, to register with alignment pins in the pressing system). Some more prepreg layers are stacked on top of the die (Arlon 55NT, epoxy material with a non woven aramid substrate, is used instead of FR4 because it leaves fewer residues after the laser ablation that comes later in the process). A 35  $\mu\text{m}$ -thick copper foil is placed on top of the stack
- c The stack is then laminated, in a hot press (90 minutes, 195 °C, 13 bars).
- d A window is etched in the copper above the die. This is performed using standard PCB photolithography (the PCB is laminated with dry-film photoresist, exposed through a mask, developed, and then etched using ferric chloride). This step requires careful alignment with the die, which is no longer visible (hence the need for silver sintering in step (a)). The registering of the mask is performed using the alignment holes used in step (b).
- e The fiber-resin composite which is exposed through the window in the copper is ablated using a CO<sub>2</sub> laser (Gravograph LS100EX 60 watt, 10.6  $\mu\text{m}$  wavelength).



(a)



(b)

Figure 2: Left: some of the test vehicles, with 4 embedded diodes each. Each test vehicle is approximately 60×60 mm<sup>2</sup>. Right: close-up of one of the embedded dies, with a contact window of 3×3 mm<sup>2</sup>. The die size is 6×6 mm<sup>2</sup>.

As copper is not affected by the laser, this step is fairly robust: the alignment is provided by the window in the topside copper foil, and the ablation stops as soon as the laser hits the copper metallization of the die. Therefore, there is no need for a very accurate control of the laser parameters.

- f Finally, a new coat of copper is applied by electroplating (standard “metallized holes” PCB process, using chemistry from Bungard Electronik).

After these steps, the resulting PCB can be processed in a standard way (photosensitive material coating, exposure, development, copper etching) to pattern its top copper layer.

## Test Vehicles

Special test vehicles were designed and manufactured for this study (figure 2): They consist in 600 V, 6×6 mm<sup>2</sup> dies (Microsemi, packaged part reference APT60D60BG)




Figure 3: 3D view of the test vehicles (fiber-resin composite not shown): a die (diode) is connected through a number of wells (here 4) to the topside copper layer of a PCB. The number of wells and their size is varied.




Figure 4: Cross-section of the test vehicle from Fig. 3.

embedded in PCB with various contact layouts (from 1 to 16 mm<sup>2</sup>, in 1 to 9 areas). The layout of the test vehicles is designed to allow for 4-point measurements.

Fig. 3 presents a 3-D view of the test vehicle (the fiber-resin composite which encapsulates the die is not shown for better clarity). Here, 4 openings were made in the topside copper layer, resulting in 4 contact “wells” with the die. A cross section (Fig. 4) shows that the copper layer is thicker on top (because it is formed by a 35 μm copper foil, on top of which some more copper is electroplated). The walls and floor of the wells is only formed by the electroplated copper and is therefore thinner (7 μm here, but this can be adjusted by changing the duration of the electroplating step).

As a consequence, the layout of the wells is expected to have an influence on the resistance of the interconnects: small well area leaves more (thick) topside copper, but offers smaller contact area with the die. A single well can maximize the contact area with the die, but removes a large part of the topside copper, and only has limited wall surface on the wells. A small, single well will result in a poor current distribution on the die surface [13]. This trade-off is explored in this paper.

For practical reasons, not all the configurations can be made. In particular, we fixed a minimum well dimension of 1x1 mm<sup>2</sup>, and left a 1 mm margin on the edge of the diode (we consider a 4x4 mm<sup>2</sup> useable area out of a 6x6 mm<sup>2</sup> die).

# of contacts	Surface (mm <sup>2</sup> )	Resistance (mΩ)	Image in Fig. 6
1	1	3.80	(a)
1	4	2.16	(b)
1	9	1.55	(c)
1	16	1.32	(d)
4	4	1.40	(e)
4	9	1.26	(f)
9	9	1.13	(g)

Table 1: Contact resistance for the different layouts presented in figure 6.




Figure 5: 2-D view of the resistance network used to represent the test vehicles

Table 1 lists the configurations investigated: 4 die contact areas (1, 4, 9 and 16 mm<sup>2</sup>) and 1, 4 or 9 wells.

## Modelling

The calculation of the contact resistance is performed using a Python script [14]. the conductors in the structure are divided in 100×100 μm elements in which unidirectional current flow is assumed. These elements are connected to form an equivalent resistance network, and calculations based on the modified nodal analysis<sup>1</sup> are performed to simulate the current distribution.

A 2-D circuit diagram is presented in Fig. 5. It shows the various resistances considered in the calculations:

- $R_{top}$  is the resistance of the top copper layer, whose thickness is that of the initial copper foil (35 μm), plus the electroplated copper layer (7 μm);
- $R_{wall}$  is the resistance of the “walls” and the “floor” of the wells. Here, the thickness considered is that of the electroplated copper only, and the well are 400 μm-deep;
- $R_{Al}$  is the resistance of the aluminium topside metal layer (3 μm thick) of the die (the thin PVD Ti/Cu layers are considered negligible);
- $R_{die}$  is the equivalent resistance of the die. We consider the silicon to be uniformly doped at  $10^{-19}$  cm<sup>-3</sup>, corresponding to a resistivity of  $6.10^{-5}$  Ωm, with a die

<sup>1</sup><http://www.swarthmore.edu/NatSci/echeevel/Ref/mna>

# of contacts	Surface (mm <sup>2</sup> )	Resistance (mΩ)	Min (mΩ)	Max (mΩ)
1	1	16.5	13.6	19.15
1	4	5.64	4.66	6.62
1	9	4.85	4.26	5.43
1	16	4.65	4.48	4.83
4	4	5.38	4.49	5.72
4	9	4.38	4.14	4.55
9	9	5.18	4.27	5.80

Table 2: Resistance measurements. 2 test vehicles were used for the “single contact” cases (top 4 lines), 3 tests vehicles were used for the remaining lines.

thickness of 400  $\mu\text{m}$ . This is a very coarse assumption, which causes probably most of the mismatch between the resistance values in simulation and experiment;

- $R_{access}$  is a resistance added between the voltage source and the nodes on one of the edges of the top copper layer. Its value is chosen equal to  $R_{top}$ ;
- $R_{cont}$  is the contact resistance between the copper layers and the die. By default, it is considered negligible (1 nΩ).

In each of the layer, the resistance of each element is simply calculated as

$$R = \frac{\rho l}{dw}, \quad (1)$$

with  $\rho$  the resistivity of the material (16.78 nΩm for copper, 28.2 nΩm for aluminium, 65  $\mu\Omega\text{m}$  for silicon),  $l$  the length of an element,  $d$  its thickness, and  $w$  its width.

The results of the calculations for the various configurations of the test vehicles are presented in fig. 6, and the corresponding resistance values are given in table 1.

## Results

Experimental characterization of the test vehicles was performed using a Tektronix 371A Curve tracer, using 4-point connections and pulsed mode, with maximum current of 100 A. As an example, the measurements obtained for two of the test vehicles are given in figure 7. From these measurements, we identified the dynamic resistance of the diode. As a comparison, earlier studies found that a packaged (TO247) version of the diode has a dynamic resistance of 4.4 mΩ (considering a 100 A current range, as in this paper) [15].

The resistance values obtained experimentally are presented in table 2. They are much higher than the calculated ones (table 1): between 16.5 mΩ and 4.38 mΩ experimentally, versus 3.8 mΩ–1.13 mΩ in simulation. This can be due to several factors: many parameters of the simulation are based on assumptions, and in particular the equivalent resistance of the diode itself is probably not correct. Another issue might be the contact resistance between the aluminium topside metal of the diode and the electroplated copper (discussed below).

However, even with this large difference between experiments and calculation, some conclusions can be drawn:

- The surface plots in fig. 6 show that when a single well is used, most of the voltage drop occurs on the topside metal of the die. This is especially true for 1 mm<sup>2</sup> wells (fig. 6a). As the well grows, the resistance drops 4 times in measurements (from 16.5 mΩ at 1 mm<sup>2</sup> down to 4.65 mΩ at 16 mm<sup>2</sup>, table 2) and 3 times in simulation (from 3.8 mΩ to 1.32 mΩ, table 1).
- Multiple contacts allow for a better current spreading over the die metallization, even with smaller contact area: in table 1, 4 and 9- contact versions (the last three lines of the table) offer resistance of 1.4 to 1.13 mΩ, comparable to that of a single well with 16 mm<sup>2</sup> area, with a fourth to a half of the surface (4 or 9 mm<sup>2</sup>). Similar results can be observed from the experiments in table 2, although with more variation.
- The poor contact between the electroplated layer and the die topside metallization, visible in the close-up view in fig. 9 is probably responsible for a large part of the difference between the simulations and the measurements. Running the simulations with a much higher contact resistance value (1 Ω instead of 1 nΩ for a 100×100  $\mu\text{m}^2$  element) results in calculated values much closer to the measurements (between 2.3 and 17 mΩ).
- In theory, it is possible to achieve contact resistances much lower than those obtained with wirebonds (4.4 mΩ). The best measurements described in table 2 are already better than regular wirebonded devices, despite the poor copper/die interface.

Investigations shows that the poor quality of the electroplated/die interface seems to be caused by the plating process: after the laser ablation (fig 1e), the exposed surface of the die retains a copper color (Ti/Cu PVD layers were applied to the dies prior to embedding). The plating process, however, uses a series of baths, some of which having a aggressive action to ensure the surface to be plated are clean. It is probably one of those bath which degrades the PVD layers and causes poor adhesion between the die and the electroplated copper. Increasing the thickness of the PVD copper layer from 150 nm to 500 nm helped reduce the resistance from 9.89 mΩ for a 4 mm<sup>2</sup> contact down to 5.64 mΩ (all the results presented in this article are with 500 nm PVD copper layer).

## Conclusion

Embedding power dies in PCB is an attractive solution, because it allows for more compact circuits, with lower stray inductances. The results presented in this article show that it is also possible to achieve very low interconnect resistances, providing the contacts with the topside metallization of the dies allowing for a good spreading of the current.

Experiments demonstrated resistances lower than those offered by standard thick-wire aluminium wirebonds, although (in our case) improvements are required at the electroplated copper/die interface. With a proper interface even lower resistances values should be easily achieved.




Figure 6: Simulation of the voltage distribution on the PCB top copper layer and on the topside metallization of the die, for various contact layout configurations. Current is injected on the left side on the top metallization, and on the backside of the die.




Figure 7: Forward characteristic measured on test vehicle #7, which comprises single well layouts with a surface ranging from 1 to 16 mm<sup>2</sup> (corresponding to Fig. 6a) to Fig. 6d).




Figure 8: Forward characteristic measured on test vehicle #9, with the same layout as test vehicle #7 (Fig. 8). Here, the 9 mm<sup>2</sup> contact is found to offer a lower resistance than the 16 mm<sup>2</sup> contact.




Figure 9: Cross-section of one of the diodes from test vehicle #9 (9 mm<sup>2</sup>), with a zoom on the left wall of the contact well. The difference in colors between both pictures is due to a change in microscope illumination (darkfield for the top photograph, brightfield for the enlargement).

## References

- [1] K. Klein, E. Hoene, and K.-D. Lang, "Packages for Fast Switching HV GaN Power Devices," in *Proceedings of the PCIM 2014 conference*, 2014.
- [2] J. Andresakis, "Embedded Capacitors," Oak-Mitsui Technologies, presentation, Nov. 2005. [Online]. Available: <http://www.laocsmta.org/archive/Embedded.Capacitance.Presentation.pdf>
- [3] E. Waffenschmidt, B. Ackermann, and J. A. Ferreira, "Design Method and Material Technologies for Passives in Printed Circuit Board Embedded Circuits," *IEEE Transactions on Power Electronics*, vol. 20, no. 3, pp. 576–584, May 2005.
- [4] A. Alderman, L. Burgyan, B. Narveson, and E. Parker, "3-D Embedded Packaging Technology," *IEEE Power Electronics Magazine*, pp. 30–39, dec 2015.
- [5] E. Parker and B. Narveson, "Increase Power Density and Performance Using 3D Packaging," PSMA, Tech. Rep., 2014. [Online]. Available: <http://www.apec-conf.org/wp-content/uploads/2014/03/IS1-5-1.pdf>
- [6] M. Brizoux, A. Grivon, W. Maia Filho *et al.*, "Development of a Design & Manufacturing Environment for Reliable and Cost-Effective PCB Embedding Technology," in *IPC Apex Expo conference*, 2011. [Online]. Available: <https://www.smtnet.com/library/files/upload/embedded-chips.pdf>
- [7] A. Ostmann, L. Boettcher, D. Manassis, S. Karaszkiwicz, and K.-D. Lang, "Power modules with embedded components," in *Microelectronics Packaging Conference (EMPC), 2013 European*, Sep. 2013, pp. 1–4.
- [8] E. Hoene, A. Ostmann, B. T. Lai, C. Markczok, A. Müsing, and J. W. Kolar, "Ultra-Low-Inductance Power Module for Fast Switching Semiconductors," in *Proc. PCIM Europe*, 2013, pp. 1–8.
- [9] N. Zhu, S. Lee, J. Van Wyk, W. Odendaal, and Z. Liang, "Thermal Stress and Intrinsic Residual Stress in Embedded Power Modules," in *Industry Applications Conference, 2003. 38<sup>th</sup> IAS Annual Meeting. Conference Record of the*, 2003.
- [10] P. Ning, T. G. Lei, F. Wang, G.-Q. Lu, K. D. Ngo, and K. Rajashekara, "A novel high-temperature planar package for SiC multichip phase-leg power module," *Power Electronics, IEEE Transactions on*, vol. 25, no. 8, pp. 2059–2067, 2010.
- [11] K. Weidner, M. Kaspar, and N. Seliger, "Planar Interconnect Technology for Power Module System Integration," in *Integrated Power Electronics Systems (CIPS), 2012 7<sup>th</sup> International Conference on*. IEEE, 2012, pp. 1–5.
- [12] C. Yu, C. Buttay, E. Labouré, V. Bley, and C. Combettes, "Highly integrated power electronic converters using active devices embedded in printed-circuit board," in *4th Micro/Nano-Electronics, packaging and assembling, design and manufacturing forum MiNaPAD 2015*. Grenoble, France: IMAPS, Apr. 2015. [Online]. Available: <https://hal.archives-ouvertes.fr/hal-01197043>
- [13] E. Vagnon, Y. Avenas, J.-C. Crébier, P.-O. Jeannin, I. A. Batta, and A. Besri, "Electrical Characterization of a Pressed Contact Between a Power Chip and a Metal Electrode," in *I2MTC 2009*, Singapour, Singapour, 2009, p. . [Online]. Available: <http://hal.archives-ouvertes.fr/hal-00384063>
- [14] J. D. Hunter, "Matplotlib: A 2D graphics environment," *Computing In Science & Engineering*, vol. 9, no. 3, pp. 90–95, 2007.
- [15] B. Mouawad, B. Thollin, C. Buttay, L. Dupont, V. Bley, D. Fabrègue, M. Soueidan, B. Schlegel, J. Pezard, and J.-C. Crebier, "Direct Copper Bonding for Power Interconnects: Design, Manufacturing and Test," *IEEE transactions on Components, Packaging and Manufacturing Technology*, vol. 5, no. 1, pp. 143–150, jan 2015. [Online]. Available: <https://hal.archives-ouvertes.fr/hal-01207014>