On the optimization of FPGA area depending on target applications

Abstract : An application specific inflexible FPGA (ASIF) is an FPGA with reduced flexibility that can implement a set of application circuits which will operate at mutually exclusive times. These circuits are efficiently placed and routed on an FPGA to minimize the total routing switches required by the architecture. Later all the unused routing switches are removed from the FPGA to generate an ASIF. An ASIF for a set of 17 MCNC benchmark circuits is found to be between 16 and 5 times smaller than a mesh-based unidirectional FPGA required to map any of these circuits.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01372836
Contributor : Habib Mehrez <>
Submitted on : Tuesday, September 27, 2016 - 4:46:42 PM
Last modification on : Thursday, March 21, 2019 - 2:32:44 PM

Identifiers

Citation

Zied Marrakchi, Husain Parvez, Alp Kilic, Habib Mehrez, Hmaied Marrakchi. On the optimization of FPGA area depending on target applications. APCCAS 2010 - IEEE Asia Pacific Conference on Circuits and Systems, Dec 2010, Kuala Lumpur, Malaysia. pp.308--311, ⟨10.1109/APCCAS.2010.5774849⟩. ⟨hal-01372836⟩

Share

Metrics

Record views

114