Iterative Routing Algorithm of Inter-FPGA Signals for Multi-FPGA Prototyping Platform

Abstract : Over the last few years, multi-FPGA-based prototyping becomes necessary to test System On Chip designs. However, the most important constraint of the prototyping platform is the interconnection resources limitation between FPGAs. When the number of inter-FPGA signals is greater than the number of physical connections available on the prototyping board, signals are time-multiplexed which decreases the system frequency. We propose in this paper an advanced method to route all the signals with an optimized multiplexing ratio. Signals are grouped then routed using the intra-FPGA routing algorithm: Pathfinder. This algorithm is adapted to deal with the inter-FPGA routing problem. Many scenarios are proposed to obtain the most optimized results in terms of prototyping system frequency. Using this technique, the system frequency is improved by an average of 12.8%.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01372832
Contributor : Habib Mehrez <>
Submitted on : Tuesday, September 27, 2016 - 4:46:37 PM
Last modification on : Thursday, March 21, 2019 - 2:31:34 PM

Links full text

Identifiers

Citation

Mariem Turki, Zied Marrakchi, Habib Mehrez, Mohamed Abid. Iterative Routing Algorithm of Inter-FPGA Signals for Multi-FPGA Prototyping Platform. ARC 2013 - 9th International Symposium on Reconfigurable Computing: Architectures, Tools and Applications, Mar 2013, Los Angeles, CA, United States. pp.210--217, ⟨10.1007/978-3-642-36812-7_20⟩. ⟨hal-01372832⟩

Share

Metrics

Record views

78