On wiring delays reduction of tree-based FPGA using 3-D fabric

Abstract : We describe the design and exploration methodology to optimize 3-dimensional (3D) heterogeneous interconnect fabric of Tree-based FPGA (HT-FPGA) by introducing a break-point at a particular tree level interconnect to optimize the speed, power consumption and area. The ability of the flow to decide a horizontal or vertical partitioning of the multilevel programmable tree network based on design specifications is a defining feature. The break-point of vertically partitioned tree is designed to balance the placement of logic blocks and switch blocks into multiple tiers while the break-point of horizontally partitioned tree is designed to optimize the interconnect delay of the programmable tree network. We finally evaluate the performance, area and power consumption of the proposed 3D HT-FPGA using the newly developed flow and show that vertical and horizontally partitioned 3D stacked HT-FPGA improves speed by 16% and 55% respectively. Silicon footprint reduced by 50% for vertical and 46% for horizontal partitioning method and power consumption reduced by 35% compared to 2D counterpart.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01372615
Contributor : Habib Mehrez <>
Submitted on : Tuesday, September 27, 2016 - 2:37:24 PM
Last modification on : Thursday, March 21, 2019 - 1:00:17 PM

Identifiers

Citation

Vinod Pangracious, Mohamed Sahbi Marrakchi, Habib Mehrez, Zied Marrakchi. On wiring delays reduction of tree-based FPGA using 3-D fabric. SOCC 2014 - 27th IEEE International System-on-Chip Conference, Sep 2014, Las Vegas, NV, United States. pp.64--69, ⟨10.1109/SOCC.2014.6948901⟩. ⟨hal-01372615⟩

Share

Metrics

Record views

145