Low-power comb decimation filter for RF Sigma-Delta ADCs

Abstract : An efficient multi-rate multi-stage architecture for the Comb decimation filter of Sigma-Delta ADCs is presented. Polyphase decomposition in all stages is used to reduce the operating frequency of the Comb filter. A systematic design procedure is developed in order to generate all possible combinations for the decimation factor of each stage. A third order Comb decimation filter with a total decimation factor of 16 is taken as a design example. The eight possible architectures are generated in two different CMOS processes. The performance of the generated architectures are compared in terms of power consumption, area and maximum operating frequency.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01372612
Contributor : Habib Mehrez <>
Submitted on : Tuesday, September 27, 2016 - 2:37:20 PM
Last modification on : Thursday, March 21, 2019 - 2:32:32 PM

Identifiers

Citation

Alp Kilic, Delaram Haghighitalab, Habib Mehrez, Hassan Aboushady. Low-power comb decimation filter for RF Sigma-Delta ADCs. ISCAS 2014 - IEEE International Symposium on Circuits and Systems, Jun 2014, Melbourne, Victoria, Australia. pp.1596--1599, ⟨10.1109/ISCAS.2014.6865455⟩. ⟨hal-01372612⟩

Share

Metrics

Record views

73