Efficient Substrate Noise Coupling Verification and Failure Analysis Methodology for Smart Power ICs in Automotive Applications

Abstract : This paper presents a methodology to analyze the substrate noise coupling and reduce their effects in smart power integrated circuits. This methodology considers the propagation of minority carriers in the substrate. Hence, it models the lateral bipolar junction transistors that are layout dependent and are not modeled in conventional substrate extraction tools. It allows the designer to simulate substrate currents and check their effects on circuits functionality. The proposed methodology employs a dedicated tool for substrate network generation referred to as AUTOMICS. We applied the methodology on two test cases. The first case is a DC-DC buck converter chip fabricated with a 0.35 µm HV-CMOS technology. The DC coupling current between the switches and the bandgap circuit is simulated and verified with measurements. The second test case is an automotive industrial chip that has a latch-up failure due to substrate coupling. In transient simulations, the failure has been reproduced as in measurements. This highlights the stronghold of the methodology since it can be used to prevent this type of failures before fabrication. The proposed methodology can reduce the number of redesigns in the automotive industry. Hence, it shortens the time-to-market, improves the robustness of the design, and reduces the cost.
Document type :
Journal articles
Complete list of metadatas

Cited literature [23 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-01360881
Contributor : Yasser Moursy <>
Submitted on : Tuesday, September 6, 2016 - 1:43:17 PM
Last modification on : Thursday, March 21, 2019 - 2:37:37 PM
Long-term archiving on : Wednesday, December 7, 2016 - 1:05:15 PM

File

Journal_yasserV11_doubleCol_Fi...
Files produced by the author(s)

Identifiers

Citation

Yasser Moursy, Hao Zou, Raouf Khalil, Ramy Iskander, Pierre Tisserand, et al.. Efficient Substrate Noise Coupling Verification and Failure Analysis Methodology for Smart Power ICs in Automotive Applications. IEEE Transactions on Power Electronics, Institute of Electrical and Electronics Engineers, 2016, ⟨10.1109/TPEL.2016.2604818⟩. ⟨hal-01360881⟩

Share

Metrics

Record views

260

Files downloads

728