High-Level Synthesis: Past, Present, and Future, IEEE Design & Test of Computers, vol.26, issue.4, pp.18-25, 2009. ,
DOI : 10.1109/MDT.2009.83
A brief introduction on contemporary High-Level Synthesis, 2014 IEEE International Conference on IC Design & Technology, 2014. ,
DOI : 10.1109/ICICDT.2014.6838614
Dataflow process networks, Proceedings of the IEEE, vol.83, issue.5, pp.773-801, 1995. ,
DOI : 10.1109/5.381846
Cal language report: Specification of the cal actor language, 2003. ,
CAPH: A Language for Implementing Stream-Processing Applications on FPGAs, Embedded Systems Design with FPGAs, pp.201-224, 2013. ,
DOI : 10.1007/978-1-4614-1362-2_9
The Cx programming language, pp.2015-2024, 2015. ,
Overview of the high efficiency video coding (hevc) standard, " Circuits and Systems for Video Technology, IEEE Transactions on, vol.22, issue.12, 2012. ,
Catapult Synthesis: A Practical Introduction to Interactive C Synthesis, High-Level Synthesis, pp.29-52, 2008. ,
DOI : 10.1007/978-1-4020-8588-8_3
High-level synthesis for fpgas: From prototyping to deployment Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.30, issue.4, pp.473-491, 2011. ,
An overview of today???s high-level synthesis tools, Design Automation for Embedded Systems, vol.26, issue.4, pp.31-51, 2012. ,
DOI : 10.1007/s10617-012-9096-8
Dataflow/actor-oriented language for the design of complex signal processing systems, DASIP Conference, pp.1-8, 2008. ,
URL : https://hal.archives-ouvertes.fr/hal-00336520
Application of a dataflow programming language to the high level synthesis of real-time vision systems on reconfigurable hardware, These de doctorat, 2013. ,
URL : https://hal.archives-ouvertes.fr/tel-00844399
High level synthesis, a use case comparison with hardware description language, 2015. ,
Normalization and other topics in multi-objective optimization, Proceedings of the Fields -MITACS Industrial Problems Workshop, 2006. ,
DreamCam: A modular FPGA-based smart camera architecture, Journal of Systems Architecture, vol.60, issue.6, 2014. ,
DOI : 10.1016/j.sysarc.2014.01.006
Circuit design with VHDL, 2004. ,