Programmable Parallel FBD Sigma Delta ADC reconstruction Stage Design for Software Defined Radio Receiver

Abstract : Today’s bottleneck of signal processing in multistandard software defined radio (SDR) receiver is the analog-to-digital converter (ADC). Therefore, the authors present in this paper the design and simulation results of a programmable parallel frequency band decomposition (FBD) architecture for ADC. The designed parallel architecture is composed of six parallel branches based on discrete-time (DT) 4th order sigma delta modulators using single-bit quantizers. Each branch processes a sub-bandwidth of the received signal. Only needed branches are selected according to the chosen standard. The parallel sigma delta modulators’ outputs are handled by a demodulation-based digital reconstruction stage in order to provide the FBD sigma delta-based ADC output signal. The digital reconstruction stage differs from one communication standard to another. In this paper, its design is discussed for the UMTS use case. The objective is to propose a digital reconstruction design with optimized complexity. In fact, the authors propose a comparative study between some configurations of demodulation, decimation and filtering processes. Technical choices and simulation results are discussed. For UMTS use case, the proposed FBD sigma delta-based ADC architecture ensures a computed signal-to-noise ratio (SNR) over 74 dB.
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01349442
Contributor : Dominique Dallet <>
Submitted on : Wednesday, July 27, 2016 - 2:51:01 PM
Last modification on : Wednesday, June 20, 2018 - 9:26:57 AM

Identifiers

  • HAL Id : hal-01349442, version 1

Citation

Rihab Lahouli, Manel Ben Romdhane, Chiheb Rebai, Dominique Dallet. Programmable Parallel FBD Sigma Delta ADC reconstruction Stage Design for Software Defined Radio Receiver. International Journal of Computing, 2016, 15 (1), pp.14-21. ⟨hal-01349442⟩

Share

Metrics

Record views

319