Investigation of the power-clock network impact on adiabatic logic

Nicolas Jeanniot 1, * Aida Todri-Sanial 1 Pascal Nouet 1 Gaël Pillonnet 2 Hervé Fanet 2
* Corresponding author
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Adiabatic logic is architecture design style which seems to be a good candidate to reduce the power consumption of digital cores. One key difference is that the power supply is also the clock signal. A lot of work on different adiabatic logic families has been done but the impact of the power supply and the power-clock network still remains to be studied. In this paper, we investigate the power-clock network effect on adiabatic energy dissipation. We derive closed-form analytical formulas to represent the output signal voltage and energy dissipation while taking into account the parasitic impedance of the power-clock network with respect to switching frequency such that adiabatic conditions are still met. Experiments, based on simulation, show that the power-clock network impacts both the energy efficiency of the circuit and its frequency.
Document type :
Conference papers
Liste complète des métadonnées
Contributor : Gael Pillonnet <>
Submitted on : Sunday, July 24, 2016 - 4:32:44 PM
Last modification on : Monday, February 25, 2019 - 4:34:19 PM
Document(s) archivé(s) le : Tuesday, October 25, 2016 - 3:12:29 PM


Files produced by the author(s)



Nicolas Jeanniot, Aida Todri-Sanial, Pascal Nouet, Gaël Pillonnet, Hervé Fanet. Investigation of the power-clock network impact on adiabatic logic. SPI: Signal and Power Integrity, May 2016, Turin, Italy. pp.1-4, ⟨10.1109/SaPIW.2016.7496270⟩. ⟨hal-01348476⟩



Record views


Files downloads