Optimizing Resistances and Capacitances of a Continuous-Time Sigma-Delta Modulator

Abstract : The integration capacitor is an important issue when being faced with the power consumption of a ΣΔ analog-to-digital converter. In this paper, we show how the integration capacitance can be derived from signal to noise ratio specifications. In order to decrease the total power consumption of the ΣΔ modulator, a method that optimizes the value of the integrator stage capacitors in the modulator loop filter is proposed.
Document type :
Conference papers
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01338469
Contributor : Lip6 Publications <>
Submitted on : Tuesday, June 28, 2016 - 4:12:09 PM
Last modification on : Thursday, March 21, 2019 - 2:16:20 PM

Identifiers

Citation

Laurent de Lamarre, Marie-Minerve Louërat, Andreas Kaiser. Optimizing Resistances and Capacitances of a Continuous-Time Sigma-Delta Modulator. ICECS IEEE International Conference on Electronics Circuits and Systems, Dec 2006, Nice, France. pp.419-422, ⟨10.1109/ICECS.2006.379814⟩. ⟨hal-01338469⟩

Share

Metrics

Record views

56