Performances Improvement of FPGA using Novel Multilevel Hierarchical Interconnection Structure

Abstract : This paper presents a new multilevel hierarchical FPGA (MFPGA) architecture that unifies two unidirectional programmable networks: a predictible downward network based on the Butterfly-Fat-Tree topology, and an upward network using hierarchy. Studies based on the Rent's Rule show that wiring and switch requirements in the MFPGA grow slower than in traditional topologies. New tools are developed to place and route several benchmark circuits on this architecture. Experimental results based on the MCNC benchmarks show that MFPGA can implement circuits with an average gain of 40% in total area compared with mesh architecture.
Document type :
Conference papers
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01338460
Contributor : Lip6 Publications <>
Submitted on : Tuesday, June 28, 2016 - 4:09:06 PM
Last modification on : Thursday, March 21, 2019 - 2:16:23 PM

Identifiers

Citation

Hayder Mrabet, Zied Marrakchi, Pierre Souillot, Habib Mehrez. Performances Improvement of FPGA using Novel Multilevel Hierarchical Interconnection Structure. ICCAD IEEE/ACM International Conference on Computer-Aided Design, Nov 2006, San Jose, California, United States. pp.675-679, ⟨10.1109/ICCAD.2006.320012⟩. ⟨hal-01338460⟩

Share

Metrics

Record views

82