Formalizing the incremental design and verification process of a pipelined protocol converter

Abstract : This work studies the relations between pipeline architectures and their specification expressed in CTL. We propose a method to build pipeline structures incrementally from a simple one (already verified) to a more complex one. Moreover, we show how each increment can be integrated in a CTL specification. We define increments to model treatment delay and treatment abortion of a pipeline flow, and we formalize the composition of the different increments. In order to represent the increments added to an architecture, we derive a set of CTL formulae transformations. Finally we model a control flow of a protocol converter by composition of these increments. We show how CTL properties of the complex architecture are built by applying automatic transformations on the set of CTL properties of the simplest architecture.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-01338249
Contributor : Lip6 Publications <>
Submitted on : Tuesday, June 28, 2016 - 10:57:40 AM
Last modification on : Thursday, March 21, 2019 - 2:16:05 PM

Identifiers

Citation

Cécile Braunstein, Emmanuelle Encrenaz. Formalizing the incremental design and verification process of a pipelined protocol converter. RSP International Workshop on Rapid System Prototyping, Jun 2006, Chania, Crete, Greece. pp.103-109, ⟨10.1109/RSP.2006.19⟩. ⟨hal-01338249⟩

Share

Metrics

Record views

79