Parallel Simulation of Loosely Timed SystemC/TLM Programs: Challenges Raised by an Industrial Case Study

Abstract : Transaction level models of systems-on-chip in SystemC are commonly used in the industry to provide an early simulation environment. The SystemC standard imposes coroutine semantics for the scheduling of simulated processes, to ensure determinism and reproducibility of simulations. However, because of this, sequential implementations have, for a long time, been the only option available, and still now the reference implementation is sequential. With the increasing size and complexity of models, and the multiplication of computation cores on recent machines, the parallelization of SystemC simulations is a major research concern. There have been several proposals for SystemC parallelization, but most of them are limited to cycle-accurate models. In this paper we focus on loosely timed models, which are commonly used in the industry. We present an industrial context and show that, unfortunately, most of the existing approaches for SystemC parallelization can fundamentally not apply in this context. We support this claim with a set of measurements performed on a platform used in production at STMicroelectronics. This paper surveys existing techniques, presents a visualization and profiling tool and identifies unsolved challenges in the parallelization of SystemC models at transaction level.
Liste complète des métadonnées

Littérature citée [36 références]  Voir  Masquer  Télécharger
Contributeur : Denis Becker <>
Soumis le : mardi 24 mai 2016 - 17:58:19
Dernière modification le : vendredi 6 juillet 2018 - 10:08:02


Fichiers éditeurs autorisés sur une archive ouverte





Denis Becker, Matthieu Moy, Jérôme Cornet. Parallel Simulation of Loosely Timed SystemC/TLM Programs: Challenges Raised by an Industrial Case Study. Electronics, MDPI, 2016, 5 (2), pp.22. 〈10.3390/electronics5020022〉. 〈hal-01321055〉



Consultations de la notice


Téléchargements de fichiers