Beyond CPU: Considering Memory Power Consumption of Software
Hayri Acar, Gülfem Isiklar Alptekin, Jean-Patrick Gelas, Parisa Ghodous

To cite this version:

HAL Id: hal-01314070
https://hal.archives-ouvertes.fr/hal-01314070
Submitted on 10 May 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Beyond CPU: Considering Memory Power Consumption of Software

Hayri Acar¹, Gülfem I. Alptekin², Jean-Patrick Gelas³, and Parisa Ghodous⁴

¹LIRIS, University of Lyon, Lyon, France
²Galatasaray University, Istanbul, Turkey
³ENS Lyon, LIP, UMR 5668, Lyon, France

hayri.acar@etu.univ-lyon1.fr, gisiklar@gsu.edu.tr, {jean-patrick.gelas, parisa.ghodous}@univ-lyon1.fr

Keywords: Power consumption, Sustainable Software, Energy Efficiency, Green IT.

Abstract: ICTs (Information and Communication Technologies) are responsible around 2% of worldwide greenhouse gas emissions (Gartner, 2007). And according to the Intergovernmental Panel on Climate Change (IPPC) recent reports, CO2 emissions due to ICTs are increasing widely. For this reason, many works tried to propose various tools to estimate the energy consumption due to software in order to reduce carbon footprint. However, these studies, in the majority of cases, takes into account only the CPU and neglects all others components. Whereas, the trend towards high-density packaging and raised memory involve a great increased of power consumption caused by memory and maybe memory can become the largest power consumer in servers. In this paper, we model and then estimate the power consumed by CPU and memory due to the execution of a software. Thus, we perform several experiments in order to observe the behavior of each component.

1 INTRODUCTION

ICTs (Information and Communication Technologies) are responsible around 2% of worldwide greenhouse gas emissions (Gartner, 2007). And according to the Intergovernmental Panel on Climate Change (IPPC) recent reports, CO2 emissions due to ICTs are increasing widely. For this reason, many works tried to propose various tools to estimate the energy consumption due to software in order to reduce carbon footprint.

Since a few years, we have been able to find several research, on the web tools, (Power Supply Calculator, 2014), (eXtreme Power Supply Calculator, 2006), (Computer Power Consumption Calculator) that allow estimating the energy consumed by each component of a computer. Doing so, the user chooses the feature of the component and an estimation is given about related power consumption. However, this approach provides quite vague results so that a developer cannot use them as a guide when developing the software.

That is the reason of the appearance of other measurement means: Measurement of power consumption via hardware devices such as power meter or printed circuits (Kern et al., 2013), (Joseph et al., 2001), (Kamil et al., 2008). Using them, it is more possible to obtain accurate and efficient results for energy consumption. However, using these types of devices is complicated because it is necessary to have these devices and connect them to different components. What is more with this method, it is impossible to measure the energy consumed by virtual machines and applications on process.

In later years, a new methodology has appeared which consists of estimating the energy consumed by a software based on mathematical formula established according to the characteristics of each components susceptible to consume power. But, these tools (Kansal et al., 2010), (Wang et al., 2011), (Noureddine et al., 2012), in the majority of cases, takes into account only the CPU and neglects all others components. Moreover, the trend towards high-density packaging and raised memory involve a great increase of power consumption caused by memory and maybe memory can become the largest power consumer in servers (Minas and Ellison, 2012).

In this paper, we will present a methodology to estimate the energy consumed by CPU and memory. Through different experiments we show the performance of the proposed methodology.
2 CPU MODELIZATION

For a long time the CPU was considered the largest energy consumer component (Kim et al., 2014) in a computer. That is why, in each research work, the modelization of his structure has been taken into account to estimate the energy consumed by an computer program only.

Several factors contribute to the CPU power consumption and globally it is possible to give the following formula (1) in order to describe the power consumed by the CPU:

\[ P_{CPU} = P_{CPU,dynamic} + P_{CPU,sc} + P_{CPU,leak} \]  

(1)

where \( P_{CPU,dynamic} \) represents dynamic power consumption, \( P_{CPU,sc} \) corresponds to short-circuit power consumption and \( P_{CPU,leak} \), power loss due to transistor leakage currents and varies with the temperature (Zapater et al., 2015). The last two power are due to at the hardware manufacturing. Hence, only the manufacturer can reduce the energy consumption due to hardware. So, it is possible to group this two power in order to obtain a static power on the equation (2):

\[ P_{CPU,static} = P_{CPU,sc} + P_{CPU,leak} \]  

(2)

Thus, it is possible to reformulate the equation (1) as follows (3):

\[ P_{CPU} = P_{CPU,dynamic} + P_{CPU,static} \]  

(3)

In our case, we want to reduce the energy consumed by software. For this, we take account only \( P_{CPU,dynamic} \) to have more accurate and efficient results.

The CPU, like many integrated circuit, is a set of switches. So the main power consumption in CPU is due to charge and discharge of capacitors during computations that we can represent with the following figure 1:

![Figure 1: One switch in CPU.](image-url)

The energy can be expressed (4) as follows:

\[ E_{Vdd} = \int_{0}^{\infty} i_{Vdd}(t) \cdot V_{dd} \cdot dt \]  

(4)

We also know that the current is given with the following expression (5):

\[ i_{Vdd}(t) = C_{L} \cdot \frac{dv_{out}}{dt} \]  

(5)

Thus, the expression (4) becomes (6):

\[ E_{Vdd} = V_{dd} \cdot C_{L} \int_{0}^{\infty} \frac{dv_{out}}{dt} \cdot dt \]

\[ E_{Vdd} = V_{dd}^2 \cdot C_{L} \]  

(6)

We assume that in a switching cycle, there are low-to-high and high-to-low transition. So, we can obtain the power formulate (7) of this gate:

\[ P = f \cdot V_{dd}^2 \cdot C_{L} \]  

(7)

where \( f \) is the frequency.

For \( N \) gates, we must multiply the power by \( N \). In a complex circuit the situation is more complicated, as not all the gates commute at the same frequency. Hence, we can define a parameter \( \alpha < 1 \) as the average fraction of gates that commute at every cycle. Thus, the next expression of the power (8):

\[ P = f \cdot V_{dd}^2 \cdot C_{L} \cdot N \cdot \alpha \]  

(8)

By combining the constants as follows (9):

\[ \beta = C_{L} \cdot N \cdot \alpha \]  

(9)

we obtain (10):

\[ P_{CPU,dynamic} = \beta \cdot f \cdot V_{dd}^2 \]  

(10)

Moreover, we want to obtain the power consumed by the program. Thus, the percentage of the process \( Id \) \( (N_{id}) \) is multiplied with the previous expression (10) as follows (11):

\[ P_{CPU,dynamic, id} = P_{CPU,dynamic} \cdot N_{id} \]  

(10)

Thanks to these formulas, we can say that there are several ways to reduce the power consumption due to CPU:
Table 1: Possibilities to reduce power consumption of the CPU.

<table>
<thead>
<tr>
<th>Solutions</th>
<th>Technics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage reduction</td>
<td>Dual voltage CPUs</td>
</tr>
<tr>
<td></td>
<td>Dynamic voltage scaling</td>
</tr>
<tr>
<td></td>
<td>Overvolting/Undervolting</td>
</tr>
<tr>
<td>Frequency reduction</td>
<td>Underclocking</td>
</tr>
<tr>
<td></td>
<td>Dynamic frequency scaling</td>
</tr>
<tr>
<td>Capacitance reduction</td>
<td>Integrated circuits</td>
</tr>
</tbody>
</table>

Dual voltage CPUs consist of a split-rail design to allow lower voltages to be used in the processor core while the external Input/Output (I/O) voltages remain unchanged.

Dynamic voltage scaling: the voltage used is increased (Overvolting) or decreased (Undervolting) depending upon circumstances.

Underclocking: modify timing settings to run at a lower clock rate than is specified.

Dynamic frequency scaling: the frequency of a microprocessor can be automatically adjusted for saving energy.

Integrated circuits: replace PCB (Printed Circuit Board) traces between two chips.

So, we defined a mathematical formula in order to estimate the power consumed by the CPU. And, we noted the different ways to save energy.

Thus, should be limited to the energy consumption of the CPU or does it take into account other components whose energy consumption could be represent an importance compare to the CPU? That is why, we will try to model the energy consumption due to Memory.

3 POWER CONSUMPTION OF DRAM

According to (Minas and Ellison, 2012), the power used on servers is increasing and the two largest consumers of power are the processor and the memory. Otherwise, several research works try to optimize systems to reduce DRAM power consumption:

- (Kang et al., 2010);
- (Hur and Lin, 2008);
- (Emma et al., 2008);
- (Zheng et al., 2008);
- (Vogelsang, 2010).

There are also some memory system simulator:

- DRAMSim2 (Rosenfeld et al., 2011);
- Cacti 5.1 (Thoziyoor et al., 2008);

That is why, we choose to study the DRAM in order to model his power consumption. We need to use datasheet values from DRAM manufacturer to establish an expression to estimate the power.

As the CPU, we are interested only by the dynamic power consumed because we can only save energy in this part. Thus, based on (Micron, 2007) we assume that the dynamic power is composed of:

- Activate power;
- Precharge power;
- Read power;
- Write power.

To modelize these powers, we need to understand the functionality of a DDR3 SDRAM. The master operation is controlled by clock enable (CKE) that must be high to allow the DRAM to receive activate, precharge, read, and write commands. And in this situation, commands begin to propagate across the DRAM command decoders, and the activity rises the power consumption.

We regroup all the parameters that we will use to calculate the following powers in the table 2.

3.1 Activate power

The first command sent to the DRAM, during normal working, is an activate command that chooses a bank and row address in order to allow a DDR3 SDRAM to read or write data. The data, that is stored in the cells of the chosen row, is then transferred from the array into the sense amplifiers. Then, the DRAM past in the active state. The precharge command restores the data from the sense amplifiers into the memory array and resets the bank for the next activate command. This leaves the bank in its precharge condition.

Thus, the following expression (11) can be used to estimate activate power:

\[ P_{\text{Activate}} = P_{\text{sys}}(\text{ACT\_PDN}) + P_{\text{sys}}(\text{ACT\_STBY}) + P_{\text{sys}}(\text{ACT}) \]  

where:

\[ P_{\text{sys}}(\text{ACT\_PDN}) = \text{IDD3P} \times V_{\text{cc}} \]  

* BNK\_PRE
* CKE\_LO\_ACT
* \((V_{\text{dd}} / V_{\text{cc}})^2\)
* syst\_ck\_freq / 1000
* Tck\_used

\[ P_{\text{sys}}(\text{ACT}) \]

\[ P_{\text{sys}}(\text{ACT\_STBY}) \]
\[ P_{sys}(ACT, STBY) = IDD_{3N} \times Vcc \times (1 - BNK_{PRE} \times (1 - CKE_{LO, ACT}) \times (Vdd / Vcc)^2 \times syst_{ck_freq} / 1000 \times Tck_{used} \] (13)

\[ P_{sys}(ACT) = (IDD_0 - (IDD_{3N} \times tRAS / tRC + IDD_{2N} \times (tRC - tRAS) / tRC)) \times Vcc \times tRC / tRRDsch \times (Vdd / Vcc)^2 \] (14)

So, activate power depends of many factors. Each term of these equations are summarized on the Table 2.

### 3.2 Precharge power

Every activate command, that opens a row, have a precharge command, that closes the row, associated with it.

Precharge power can be formulated with the equation (15):

\[ P_{Precharge} = \frac{P_{sys(PRE\_PDN)}}{P_{sys(PRE\_STBY)}} \] (15)

where:

\[ P_{sys(PRE\_PDN)} = Idd2P \times Vcc \] (16)

\[ P_{sys(PRE\_STBY)} = IDD_{2N} \times Vcc \] (17)

Precharge power depends also of several factors that are defined on the Table 2.

### 3.3 Read power

During active state, data can be read from or written to the DDR3 SDRAM. A read command decodes a specific column address associated with the data that is stored in the sense amplifiers. The data from this column is driven across the I/O, gating to the internal read latch. From there, it is multiplexed onto the output drivers.

Read power can be expressed as follows (18):

\[ P_{Read} = (IDD_{4R} - IDD_{3N}) \times Vcc \times \frac{8}{Blengt} \times RDsch \times \frac{(Vdd / Vcc)^2 \times syst_{ck_freq} / 1000 \times Tck_{used}}{1000} \] (18)

Each term of this equation is also described on the Table 2.

### 3.4 Write power

The power needed for a write data is similar to the read data except the data propagates in the opposite direction. Data from the DQ pins is latched into the data receivers/registers and is transferred to the internal data drivers that transmit the data to the sense amplifiers across the I/O gating and into the decoded column address location.

Write power is defined with (19):

\[ P_{Write} = (IDD_{4W} - IDD_{3N}) \times Vcc \times \frac{8}{Blengt} \times WRsch \times \frac{(Vdd / Vcc)^2 \times syst_{ck_freq} / 1000 \times Tck_{used}}{1000} \] (19)

Each parameter of this formula is also expressed on the Table 2.

### 3.5 DRAM total power

DRAM total power (20) is obtained by summing all the equations (11), (15), (18) and (19) of powers defined in the preceding paragraphs.

\[ P_{DRAM} = P_{Activate} + P_{Precharge} + P_{Read} + P_{Write} \] (20)

Moreover, we want to calculate the power consumed by the application. That is why, the usage percent of the process Id (\(M_{id}\)) is multiplied with the previous expression (20) as follows (21):

\[ P_{DRAM, id} = P_{DRAM} \times M_{id} \] (21)
### Table 2: Data sheet specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Idd2P</td>
<td>Precharge power-down current</td>
</tr>
<tr>
<td>Vcc</td>
<td>Voltage</td>
</tr>
<tr>
<td>BNK_PRE</td>
<td>The percentage of time that all banks on the DRAM are in a precharged state</td>
</tr>
<tr>
<td>CKE_LO_PRE</td>
<td>Percentage of the all bank precharge time for which CKE is held LOW</td>
</tr>
<tr>
<td>Vdd</td>
<td>System VDD</td>
</tr>
<tr>
<td>IDD2N</td>
<td>Precharge standby current</td>
</tr>
<tr>
<td>syst_ck_freq</td>
<td>System CK frequency</td>
</tr>
<tr>
<td>Tck_used</td>
<td>Used for current measurements</td>
</tr>
<tr>
<td>IDD3P</td>
<td>Active power-down current</td>
</tr>
<tr>
<td>CKE_LO_ACT</td>
<td>Percentage of the at least one bank active time for which CKE is held LOW</td>
</tr>
<tr>
<td>IDD3N</td>
<td>Active standby current</td>
</tr>
<tr>
<td>IDD0</td>
<td>Operating current: One bank active-precharge</td>
</tr>
<tr>
<td>tRAS</td>
<td>Used for IDD0 calculation</td>
</tr>
<tr>
<td>tRC</td>
<td>Activate-to-activate timing</td>
</tr>
<tr>
<td>tRRDsch</td>
<td>The average time between ACT commands to this DRAM</td>
</tr>
<tr>
<td>IDD4W</td>
<td>Operating burst write current</td>
</tr>
<tr>
<td>Blength</td>
<td>Burst length</td>
</tr>
<tr>
<td>WRsch</td>
<td>The percentage of clock cycles which are inputting write data to the DRAM</td>
</tr>
<tr>
<td>IDD4R</td>
<td>Operating burst read current</td>
</tr>
<tr>
<td>RDsch</td>
<td>The percentage of clock cycles which are outputting read data from the DRAM</td>
</tr>
</tbody>
</table>

Thus, we established also the relation allowing us to estimate the power consumed by DRAM. Hence, we implemented a tool and realize some experiments in order to see the behavior of DRAM compare to CPU.

### 4 EXPERIMENTS

#### 4.1 Devices used

We used the laptop ASUS model N751J composed of a CPU Intel Core i7-4710HQ (2.5GHz) and a RAM 16 Go (2 * 8 Go) DDR3 1600 MHz.

To run tests, we developed a tool TEEC (Tool to Estimate Energy Consumption), whose model is shown in Figure 2, in Java programming language because depending on (Noureddine, 2012) Java represent the language with the least power consumption during compilation and execution steps in default parameter settings of the compiler. In this tool TEEC, we use Sigar library (Morgan and MacEachern, 2010) in order to get information about the CPU and the RAM. Moreover, we use also the parameter provides by manufacturers. And, Java Agents allows us to the instrumentation capabilities to an application.

![Figure 2: Model of our tool TEEC.](image)

Thus, using TEEC, we realized several different tests in order to observe the variation of the power consumption due to the CPU and the memory and compare them.

#### 4.2 Source code adjustment

Based on (Kambadur and Kim, 2014), we realize the following tests in order to see the impacts of source code on CPU and memory power consumption.

##### 4.2.1 Strength reduction

Strength reduction consists of replacing an operation by a similar operation. The most common example of strength reduction is using the shift operator to multiply and divide. For instance, \( a >> 2 \) can be used in place of \( a / 4 \), and \( a << 1 \) replaces \( a * 2 \).

In our case in order to see the behavior of this replacement, we execute the same operation several times.
time (here: 50000 repetitions). So, we can observe the results on the Figures 3.a and 3.b.

![Figure 3.a: Strength reduction unoptimized.](image)

We run test in a loop of 50000 repetitions to observe the variation of power. The results are in Figure 4.a and 4.b.

![Figure 4.a: Subexpression unoptimized.](image)

For this test, we observe that the DRAM power consumption remains constant in the two cases and the time elapsed is similar. The CPU power consumption is less important after the strength reduction. This show, the impact of the code source on the CPU power consumption. Moreover, in the two cases, we observe that the CPU power varies and sometimes these values are close to DRAM values. Thus, we can say that the DRAM power consumption is not always neglected in front of CPU power consumption.

4.2.2 Eliminate common subexpressions

To remove redundant calculation, we eliminate common subexpressions. This part of code:

```java
double a = c * (d / e) * f;
double b = c * (d / e) * g;
```

can be rewritten as:

```java
double h = c * (d / e);
double a = h * f;
double b = h * g;
```

For this test, we observe that the CPU and the DRAM power consumption and the elapsed time in the two cases are quite similar. However, we note that the CPU power consumption vary and several times is more close to DRAM power consumption.

4.2.3 Code motion

Code motion moves code that calculates an expression whose result doesn't change. This is most common with loops, but it can also involve code repeated on each invocation of a method. For example:

```java
for (int i = 0; i < a.length; ++i)
    a[i] *= Math.PI * Math.cos(b);
```

becomes:

```java
double pico = Math.PI * Math.cos(b);
for (int i = 0; i < a.length; i++)
    a[i] *= pico;
```
The results of this test is represented on the Figures 5.a and 5.b.

Figure 5.a: Code motion unoptimized.

Figure 5.b: Code motion optimized.

This test show that in the unoptimized code motion, the time elapsed is slightly greater than optimized code. CPU and DRAM power consumption are quite similar in the two cases. And, sometimes CPU power consumption curve approaches DRAM power consumption curve.

4.2.4 Unrolling loops

Unrolling loops reduces the number of loop control code by performing more than one operation each time in the loop, and consequently running fewer iterations. With the previous example, if the length of the table a is always a multiple of two, the loop can be rewrite like:

```java
double pico = Math.PI* Math.cos(b);
for (int i = 0; i < a.length; i += 2) {
    a[i] *= pico;
    a[i+1] *= pico;
}
```

Figure 6 shows the power consumption of CPU and DRAM depending on the time.

Figure 6: Unrolling loops.

Compare to the Figure 5.b, in this case, we observe that at the beginning of the curve, the CPU consumes more power during some time than code motion and then becomes similar. But, in unrolling loops case, the total execution elapsed time is the half of the code motion case. And at the end of the curve in Figure 6, the CPU power is less important than the curve in code motion (Figure 5.b). Moreover, in this test, the difference between CPU and DRAM power consumption is less important than code motion case.

Thus, the results reveal that the unrolling loops method is quicker and consumes less CPU power than the code motion method.

5 CONCLUSIONS

A modelization of the CPU and the DRAM has been made in order to understand the behavior and the functionality of each component. Thanks to this model, several mathematical formulas have been established to estimate the power consumption due to each part of each component. Thus, based on this methodology, a tool that allow to measure the power consumed by CPU and DRAM has been implemented and named TEEC (Tool to Estimate Energy Consumption). This tool gives accurate and efficient information about CPU and DRAM power consumption, has been used to perform some experiments. The goal of these tests was to observe the impact of the code source of an application in the power consumption. These experiments have provided several results.

When the code source is optimized, it is possible to reduce the power consumption due to CPU. But, the DRAM power consumption remains quite constant.
Sometimes, it is possible to save energy with an optimization of the code by reducing execution time of an application.

In several cases, after some time of execution, CPU power consumption remains the main energy consumer. However, the DRAM power consumption can’t be neglected.

Moreover, some code optimizations don’t make any real impact on the CPU and DRAM power consumption.

The contribution to power measurement literature will continue by bringing improvement to the estimation of the consumption of other components; such as, disk and network in order to observe their impact. It will allow us to have a higher accuracy in estimating the energy consumption of a program.

The proposed tool TEEC is expected to be improved, and it is planned to dynamically identifying locations where code consume the largest power. This will allow developers to optimize their own codes to obtain green and sustainable software.

REFERENCES


Rosenfeld, P., Cooper-Balis, E., Jacob, B., 2011. DRAMSim2: A Cycle Accurate Memory System Simulator. CAL.


Morgan, R. and MacEachern, D. 2010. URL: https://support.hyperic.com/display/SIGAR/Home