Software and Hardware Architecture of H.264/AVC Decoder - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue International Journal of Computer Applications Année : 2012

Software and Hardware Architecture of H.264/AVC Decoder

Résumé

This paper discusses combined software and hardware architecture of a H.264/AVC video compression decoder. The software version of the decoder was implemented using NIOS II processor on a FPGA board (Stratix III of Altera). The mixed, software and hardware, architecture was proposed to ameliorate the decoder speed throughputs. According to the time execution profiling and data dependencies, the decoder partitioning was applied. Thus, the inverse 4x4 Intra process is replaced by a hardware accelerator. It includes inverse 4x4 Intra prediction, inverse transform and inverse quantization. The experimental results at 317 MHz show improvement on the decoding throughput by 20% between software solution and mixed one.
Fichier non déposé

Dates et versions

hal-01304515 , version 1 (19-04-2016)

Identifiants

  • HAL Id : hal-01304515 , version 1

Citer

Taheni Dammak, Hassen Loukil, Ahmed Ben Atitallah, Nouri Masmoudi. Software and Hardware Architecture of H.264/AVC Decoder. International Journal of Computer Applications, 2012, 59 (19), pp.20-27. ⟨hal-01304515⟩
27 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More