J. Daemen and V. Rijmen, The Block Cipher Rijndael, pp.277-284, 2000.
DOI : 10.1007/10721064_26

A. Dandalis and V. K. Prasanna, An adaptive cryptographic engine for internet protocol security architectures, ACM Transactions on Design Automation of Electronic Systems, vol.9, issue.3, pp.333-353, 2004.
DOI : 10.1145/1013948.1013952

A. Elbirt, W. Yip, B. Chetwynd, and C. Paar, An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.9, issue.4, pp.545-557, 2001.
DOI : 10.1109/92.931230

R. R. Farashahi, B. Rashidi, and S. M. Sayedi, FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm, Microelectronics Journal, vol.45, issue.8, pp.1014-1025, 2014.
DOI : 10.1016/j.mejo.2014.05.004

A. Gielata, P. Russek, and K. Wiatr, AES hardware implementation in FPGA for algorithm acceleration purpose, 2008 International Conference on Signals and Electronic Systems, pp.137-140, 2008.
DOI : 10.1109/ICSES.2008.4673377

T. Hoang and V. L. Nguyen, An Efficient FPGA Implementation of the Advanced Encryption Standard Algorithm, 2012 IEEE RIVF International Conference on Computing & Communication Technologies, Research, Innovation, and Vision for the Future, pp.2012-2013
DOI : 10.1109/rivf.2012.6169845

I. Kuon and J. Rose, Measuring the gap between FPGAs and ASICs, Proceedings of the 2006 ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays, pp.21-30, 2006.

K. Rahimunnisa, P. Karthigaikumar, S. Rasheed, J. Jayakumar, and S. Sureshkumar, FPGA implementation of AES algorithm for high throughput using folded parallel architecture, Security and Communication Networks, vol.9, issue.9, pp.2225-2236, 2014.
DOI : 10.1002/sec.651

G. Rouvroy, F. X. Standaert, J. Quisquater, and J. Legat, Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004., pp.583-587, 2004.
DOI : 10.1109/ITCC.2004.1286716

G. Saggese, A. Mazzeo, N. Mazzocca, and A. Strollo, An FPGAbased performance analysis of the unrolling, tiling, and pipelining of the AES algorithm, pp.2778-292, 2003.

M. I. Soliman and G. Y. Abozaid, FPGA implementation and performance evaluation of a high throughput crypto coprocessor, Journal of Parallel and Distributed Computing, vol.71, issue.8, pp.1075-1084, 2011.
DOI : 10.1016/j.jpdc.2011.04.006

W. Stallings, Cryptography and Network Security: Principles and Practice, 2010.

J. Van-dyken and J. G. Delgado-frias, FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm, Journal of Systems Architecture, vol.56, issue.2-3, pp.116-123, 2010.
DOI : 10.1016/j.sysarc.2009.12.001

2. Xilinx, Virtex-5

2. Xilinx, Spartan-6