Placement and Routing Techniques to Improve Delay Balance of WDDL Netlist in MFPGA

Abstract : The Wave Dynamic Differential Logic (WDDL) is a promising countermeasure to protect cryptographic devices from Differential Power Attacks (DPA). But the key challenge is to maintain symmetry between dual networks, so as to obtain equal propagation delays and power consumption on differential signals. In this paper, we deal with the problem of timing unbalance. We study the impact of different placement strategies on the delay unbalance in a Tree-based FPGA. In addition, we present a new timing-balance driven router which is based on the Pathfinder routing algorithm. Our placement and routing tools improve significantly the delay balance. In fact, the results obtained with WDDL DES netlist show that the average delay unbalance was reduced by 90%.
Document type :
Conference papers
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01294427
Contributor : Lip6 Publications <>
Submitted on : Tuesday, March 29, 2016 - 11:40:15 AM
Last modification on : Thursday, March 21, 2019 - 1:06:40 PM

Identifiers

Citation

Emna Amouri, Hayder Mrabet, Zied Marrakchi, Habib Mehrez. Placement and Routing Techniques to Improve Delay Balance of WDDL Netlist in MFPGA. IEEE International Conference on Electronics, Circuits, and Systems - ICECS 2009, Dec 2009, Hammamet, Tunisia. pp.791-794, ⟨10.1109/ICECS.2009.5410774⟩. ⟨hal-01294427⟩

Share

Metrics

Record views

123