H. Peter, D. P. Feiler, and . Gluch, Model-Based Engineering with AADL -An Introduction to the SAE Architecture Analysis and Design Language, 2012.

H. Peter, J. B. Feiler, A. Goodenough, C. Gurfinkel, L. Weinstock et al., Four Pillars for Improving the Quality of Safety-Critical Software-Reliant Systems, 2013.

P. Feiler, C. Weinstock, J. Goodenough, J. Delange, A. Klein et al., Improving Quality Using Architecture Fault Analysis with Confidence Arguments, Software Engineering Institute, 2015.

V. Bertin, E. Closse, M. Poize, J. Pulou, J. Sifakis et al., TAXYS=Esterel+Kronos. A tool for verifying real-time properties of embedded systems, Proceedings of the 40th IEEE Conference on Decision and Control (Cat. No.01CH37228), 2001.
DOI : 10.1109/CDC.2001.980712

S. Chaki, A. Gurfinkel, and O. Strichman, Time-Bounded Analysis of Real-Time Systems, Proceedings of Formal Methods in Computer-Aided Design (FMCAD), 2011.

B. R. Larson, P. Chalin, and J. Hatcliff, BLESS: Formal Specification and Verification of Behaviors for Embedded Systems with Software, Proceedings of the 2013 NASA Formal Methods Conference, pp.276-290
DOI : 10.1007/978-3-642-38088-4_19

J. Delange and P. Feiler, Incremental Latency Analysis of Heterogeneous Cyber-Physical Systems, Real-Time and Distributed Computing in Emerging Applications (REACTION) 2014

J. Delange and P. H. Feiler, Architecture Fault Modeling with the AADL Error-Model Annex, 2014 40th EUROMICRO Conference on Software Engineering and Advanced Applications, 2014.
DOI : 10.1109/SEAA.2014.20