Mapping a Telecommunication Application on a Multiprocessor System-on-Chip

Daniela Genius (1) , Etienne Faure (1) , Nicolas Pouillon (1)

1 ALSOC - Architecture et Logiciels pour Systèmes Embarqués sur Puce

The particular form of the task graph of many telecommunication applications permits a high level of coarse grained parallelism. We consider a classification application on a telecommunication oriented multiprocessor system-on-chip (MP-SoC) platform. The hardware architecture hosting this type of application contains many programmable processors and dedicated hardware coprocessors, sharing the same address space. Inter-task communications are implemented via Multi-Writer Multi-Reader (MWMR) channels placed in shared-memory. To meet the strict requirements of this type of application, several performance bottlenecks have to be overcome. We show how our tool DSX (Design Space Explorer) helps to analyze these bottlenecks and outline the perspectives for further improvement.

Domaines: Informatique [cs]

Daniela Genius, Etienne Faure, Nicolas Pouillon. Mapping a Telecommunication Application on a Multiprocessor System-on-Chip. Algorithm-Architecture Matching for Signal and Image Processing, 73, Springer LNEE, pp.53-77, 2011, Lecture Notes in Electrical Engineering, 978-90-481-9964-8. ⟨10.1007/978-90-481-9965-5_3⟩. ⟨hal-01287781⟩