Skip to Main content Skip to Navigation
Journal articles

High-throughput multi-core LDPC decoders based on x86 processor

Abstract : Low-Density Parity-Check (LDPC) codes are an efficient way to correct transmission errors in digital communication systems. Although initially targeting strictly to ASICs due to computation complexity, LDPC decoders have been recently ported to multicore and many-core systems. Most works focused on taking advantage of GPU devices. In this paper, we propose an alternative solution based on a layered OMS/NMS LDPC decoding algorithm that can be efficiently implemented on a multi-core device using SIMD (Single Instruction Multiple Data) and SPMD (Single Program Multiple Data) programming models. Several experimentations were performed on a x86 processor target. Throughputs up to 170 Mbps were achieved on a single core of an INTEL Core i7 processor when executing 20 layered-based decoding iterations. Throughputs reaches up to 560 Mbps on four INTEL Core-i7 cores. Experimentation results show that the proposed implementations achieved similar BER correction performance than previous works. Moreover, much higher throughputs have been achieved by comparison with all previous GPU and CPU works. They range from x1.4 to x8 by comparison with recent GPU works.
Document type :
Journal articles
Complete list of metadatas
Contributor : Bertrand Le Gal <>
Submitted on : Thursday, March 10, 2016 - 3:26:47 PM
Last modification on : Thursday, September 12, 2019 - 8:38:07 AM


  • HAL Id : hal-01286270, version 1


Bertrand Le Gal, Christophe Jego. High-throughput multi-core LDPC decoders based on x86 processor. IEEE Transactions on Parallel and Distributed Systems, Institute of Electrical and Electronics Engineers, 2015. ⟨hal-01286270⟩



Record views