HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Pipelined ADC Design Exploration Methodology Employing Circuit-System Refinement

Abstract : A pipelined ADC equation-based design space exploration methodology targeting minimum power dissipation is presented. While distinct frontiers are drawn between system-level and circuit-level design phases, this paper shows the importance of a refinement step between both phases. At the system-level, all possible architectures are examined followed by behavioral validation. Using a circuit sizing tool, different circuit topologies are investigated. The refinement phase proves to be important to increase the accuracy of system-level calculations by remapping new circuit-related parameters using the achieved circuit performances. The flow was built in an open system environment where the user has the freedom to change the modeling approach at any level, introduce different equations, and relax/tighten design constraints. An 11-bit ADC design test case is given to illustrate the methodology.
Document type :
Conference papers
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-01284832
Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Tuesday, March 8, 2016 - 10:55:45 AM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM

Identifiers

Citation

Mahmoud Abdoallah, Mohamed Dessouky, Marie-Minerve Louërat, Hugo Gicquel, Abdel Halim Shousha. Pipelined ADC Design Exploration Methodology Employing Circuit-System Refinement. Electronics, Communications and Photonics Conference, Apr 2011, Riyadh, Saudi Arabia. pp.1-4, ⟨10.1109/SIECPC.2011.5876922⟩. ⟨hal-01284832⟩

Share

Metrics

Record views

117