HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

The Effect of S-box Design on Pipelined AES Using FPGAs

Abstract : This work discuses the difference between three methods are used to implement S-box stage of AES. BRAM, composite field, and ROM are these methods. The comparison is based on FPGA implementation of these methods.
Document type :
Conference papers
Complete list of metadata

Contributor : Roselyne Chotin Connect in order to contact the contributor
Submitted on : Monday, February 1, 2016 - 1:41:42 PM
Last modification on : Tuesday, November 16, 2021 - 5:03:26 AM


  • HAL Id : hal-01265624, version 1


Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, Habib Mehrez. The Effect of S-box Design on Pipelined AES Using FPGAs. Colloque GDR SOC-SIP, Jun 2012, Paris, France. pp.1-4. ⟨hal-01265624⟩



Record views