The Effect of S-box Design on Pipelined AES Using FPGAs

Abstract : This work discuses the difference between three methods are used to implement S-box stage of AES. BRAM, composite field, and ROM are these methods. The comparison is based on FPGA implementation of these methods.
Document type :
Conference papers
Liste complète des métadonnées

https://hal.sorbonne-universite.fr/hal-01265624
Contributor : Roselyne Chotin <>
Submitted on : Monday, February 1, 2016 - 1:41:42 PM
Last modification on : Thursday, March 21, 2019 - 2:30:34 PM

Identifiers

  • HAL Id : hal-01265624, version 1

Citation

Karim Moussa Ali Abdellatif, Roselyne Chotin-Avot, Habib Mehrez. The Effect of S-box Design on Pipelined AES Using FPGAs. Colloque GDR SOC-SIP, Jun 2012, Paris, France. pp.1-4. ⟨hal-01265624⟩

Share

Metrics

Record views

97