M. M. Baskaran, U. Bondhugula, S. Krishnamoorthy, J. Ramanujam, A. Rountev et al., Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming , PPoPP '08, pp.1-10, 2008.
DOI : 10.1145/1345206.1345210

M. Benabderrahmane, L. Pouchet, A. Cohen, and C. Bastoul, The Polyhedral Model Is More Widely Applicable Than You Think, Proceedings of the 19th Joint European Conference on Theory and Practice of Software, International Conference on Compiler Construction , CC'10/ETAPS'10, pp.283-303, 2010.
DOI : 10.1007/978-3-642-11970-5_16
URL : https://hal.archives-ouvertes.fr/inria-00551087

P. Feautrier, Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.24, issue.4, pp.23-53, 1991.
DOI : 10.1007/BF01407931

B. Goossens and D. Parello, Limits of Instruction-Level Parallelism Capture, 2013 International Conference on Computational Science, pp.1664-1673, 2013.
DOI : 10.1016/j.procs.2013.05.334

B. Goossens, D. Parello, K. Porada, and D. Rahmoune, Toward a Core Design to Distribute an Execution on a Manycore Processor, Parallel Computing Technologies Lecture Notes in Computer Science, vol.9251, pp.390-404, 2015.
DOI : 10.1007/978-3-319-21909-7_38
URL : https://hal.archives-ouvertes.fr/hal-01152664

J. L. Hennessy and D. A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, 2011.

H. Kim and J. Smith, An instruction set and microarchitecture for instruction level distributed processing, Computer Architecture Proceedings. 29th Annual International Symposium on, pp.71-81, 2002.
DOI : 10.1145/545214.545224

E. A. Lee, The Problem with Threads, Computer, vol.39, issue.5, pp.33-42, 2006.
DOI : 10.1109/MC.2006.180

M. Mehrara, J. Hao, P. Hsu, and S. Mahlke, Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory, Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI '09, pp.166-176, 2009.

A. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi, Dynamic speculation and synchronization of data dependences, Proceedings of the 24th Annual International Symposium on Computer Architecture, ISCA '97, pp.181-193, 1997.

R. Ranjan, F. Latorre, P. Marcuello, and A. Gonzalez, Fg-STP: Fine-Grain Single Thread Partitioning on Multicores, 2011 IEEE 17th International Symposium on High Performance Computer Architecture, pp.15-24, 2011.
DOI : 10.1109/HPCA.2011.5749713

M. Sharafeddine, K. Jothi, and H. Akkary, Disjoint out-of-order execution processor, ACM Transactions on Architecture and Code Optimization, vol.9, issue.3, pp.1-1932, 2012.
DOI : 10.1145/2355585.2355592

D. Sima, The design space of register renaming techniques, IEEE Micro, vol.20, issue.5, 2000.
DOI : 10.1109/40.877952

R. M. Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units, IBM Journal of Research and Development, vol.11, issue.1, pp.25-33, 1967.
DOI : 10.1147/rd.111.0025

G. S. Tyson and T. M. Austin, Memory renaming: Fast, early and accurate processing of memory communication, International Journal of Parallel Programming, vol.27, issue.5, pp.357-380, 1999.
DOI : 10.1023/A:1018734923512

P. Vanbroekhoven, G. Janssens, M. Bruynooghe, and F. Catthoor, Transformation to Dynamic Single Assignment Using a Simple Data Flow Analysis, Proceedings of the Third Asian Conference on Programming Languages and Systems, APLAS'05, pp.330-346, 2005.
DOI : 10.1007/11575467_22