
Jin Hyun Kim, Axel Legay, Louis-Marie Traonouez, Mathieu Acher, Sungwon Kang

To cite this version:


HAL Id: hal-01241673
https://hal.archives-ouvertes.fr/hal-01241673v2
Submitted on 28 Oct 2016

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Jin Hyun Kim, Axel Legay
INRIA/IRISA, France
{jin-hyun.kim,axel.legay}@inria.fr
Louis-Marie Traonouez
INRIA/IRISA, France
louis-marie.traonouez@inria.fr
Mathieu Acher
University of Rennes 1
France
mathieu.acher@irisa.fr
Sungwon Kang
KAIST
Daejeon, Republic of Korea
sungwon.kang@kaist.ac.kr

ABSTRACT
This paper presents a formal analysis framework to analyze a family of platform products w.r.t. real-time properties. First, we propose an extension of the widely-used feature model, called Property Feature Model (PFM), that distinguishes features and properties explicitly. Second, we present formal behavioral models of components of a real-time scheduling unit such that all real-time scheduling units implied by a PFM are automatically composed to be analyzed against the properties given by the PFM. We apply our approach to the verification of the schedulability of a family of scheduling units using the symbolic and statistical model checkers of Uppaal.

Keywords
Software Product Line Engineering, Scheduling Systems, Model Checking, Platform-constrained

1. INTRODUCTION
Software Product Line Engineering (SPLE) allows reusing software assets by managing the commonality and variability of products. Real-time software products (such as real-time operating systems) are a class of systems for which SPLE techniques have not drawn much attention from researchers, despite the need to efficiently reuse and customize real-time artifacts. A real-time system is a time and resource-constrained system, thus it is indispensable to check if a complete system guarantees its composability over timing requirements concerning resource constraints whenever it is deployed with varying sets of resources. The same constraints hold for a Software Product Line (SPL) of real-time system, such that all the products generated from the SPL should satisfy various real-time properties.

The overall challenge is to analyze a family of real-time systems (rather than a single one), depending on varying sets of resources. Two main issues are raised for the verification of an SPL of real-time systems. 1) The specification method must link individual features of an SPL to the corresponding real-time properties that must be verified. 2) The analysis method must verify all products generated from an SPL against all real-time properties imposed upon individual features of each product. If the products of an SPL are safety-critical, this analysis method should be rigorous enough to guarantee the safety of all the products.

This paper proposes a formal SPLE framework for real-time scheduling units and demonstrates its efficiency and feasibility. It focuses on the formal analysis of real-time properties of an SPL in terms of resource sharing with time dependent functionalities. Our framework is depicted in Figure 1. It provides a structural description method of the variability and the properties of a real-time system, and behavioral models to verify the properties using formal techniques and the tools UPPAAL symbolic model checker (MC) [2] and UPPAAL statistical model checker (SMC) [6].

The rest of the paper is organized as follows: Section 2 presents a new extension of a feature model, Property Feature Model (PFM). In Section 3, we provide feature behavioral models of the components of a scheduling unit. In Section 4, we present the results from a case study. Finally Section 5 discusses related work and Section 6 concludes this paper.

2. PROPERTY FEATURE MODEL
We analyze SPLs of real-time systems with respect to the following 3 properties: deadlock-freedom, schedulability, and performance. Inspired by [8,10], we propose a new extension of feature model called Property Feature Model (PFM) that distinguishes between features and properties using property-
specific operators. It states two pieces of important information: the scope of a property and a list of properties that individual features must satisfy.

**Syntax for PFM.** A PFM is described using the similar notations of a FM. The root of a PFM is a feature, that has child features or properties. A property node can have another property node as its child, but not a feature node. A property can be represented by the composition of multiple properties.

**Figure 2:** Property-specific operators PFM

Figure 2 shows property-specific operators of a PFM in graphical notations. Similar to the optional feature of a feature model, an optional property of a PFM can represent two products: one that satisfies the property and one that does not. Feature and property nodes can be quantified or given parameters for their products.

Figure 3 shows an example of PFM. The SPL has the root feature SS representing a scheduling unit. It is composed of two mandatory features Task1 and CPU1, one optional feature Task2, and one mandatory property “Not Deadlock.” The feature CPU1 is mandatory and quantified by two schedulers, FP (Fixed-Priority) or EDF (Earliest Deadline First). The property node denoted by Not Deadlock states a global property that requires that the root feature SS is never in deadlock when it operates. The property node denoted by Schedulable imposed upon Task2 is a mandatory and local property specifying that Task2 can never miss its deadline.

A PFM can be represented by a propositional logic formula with Boolean variables [9]. Each Boolean variable corresponds to a single feature \( f \) stating whether the feature is included or not or the satisfiability relation \( f \models p \). We allow numeric and arrayed features in propositional logic formulas, like \( F[A, B, C] \).

**Definition 1.** \( PFM = \{ F, \rho, \rightarrow, \models, \psi_F \} \) such that

- \( F = \{ f_0, ..., f_n \} \) is a set of features, \( f_0 \) being the root feature,
- \( \rho = \{ p_1, ..., p_m \} \) is a set of properties,
- \( \rightarrow \in 2^F \) is a parent to child feature relation that encodes the feature structure of the PFM,
- \( \models \in F \times P \) is a satisfiability relation \(( f \models p )\) meaning that a feature \( f \) satisfies a property \( p \),
- \( \psi_F \) is a propositional logic formula over features and properties that represents the constraints of the PFM.

Notice that \( \psi_F \) includes both a relation between parent and child features and a relation between features that are not in the parent-child relation. In the case where a feature is in association with another feature that is neither parent nor child, an additional propositional logic formula is given to define such a relation.

**Product Configuration.** A product generated from a PFM is a set of included features that satisfy the constraints of the PFM. We define a product condition that is used to describe requirements of product features requested by the customer. A **product condition** \( \rho_F \) is a propositional formula that is a conjunction of condition variables corresponding to individual features in \( \{ f_0, f_1, ..., f_n \} \). It is defined by the following grammar:

\[
\rho_F ::= e | -c | \rho_F \land \rho_F | e \\
\vdash ::= x \rightarrow d | x > d | x < d | x \leq d | x \geq d | x[f] \\
f ::= d, f \mid d
\]

where \( c \) is a Boolean variable, \( x \) is a numeric or constant variable that are not allowed to contain negation, and \( d \) is a numeric or constant value. A product condition is checked against the PFM to see if the proposed products are producible from the PFM specified by the product condition. This check can be performed by SMT-solvers [5, 7, 9].

To derive products from a PFM, we define a (product) configuration that is a set of condition variables that imply the inclusion, exclusion, or valuation of the corresponding features. Compared to a product condition, it is used to generate all possible products of an SPL, which should satisfy all product conditions that customers require.

**Definition 2.** (Configuration): A configuration \( \gamma \) is a set of condition variables \( c_i \in \{ \text{true}, \text{false}, v \} \), each corresponding to a feature \( f_i \in F \) or a property \( p_i \in P \), such that

- \( c_i - \text{true} \) represents the inclusion of \( f_i \) or \( p_i \),
- \( c_i - \text{false} \) represents the exclusion of \( f_i \) or \( p_i \),
- \( c_i - v \) represents the assignment of \( f_i \) to a value \( v \) in any type.

For a given PFM, a configuration of a product is created by assigning \( c_i \) to one of true, false or a value \( v \), where \( c_i \) has a corresponding feature or property in the PFM. A
configuration γ is “determined” if no variable ci remains undetermined, i.e. not included in γ. Then |γ| is equal to |F| + |P|.

Definition 3. (Propositional Logic Formula Projection): The projection of ψF over a configuration γ, denoted by ψF|γ, returns the formula ψF in which every variable vi corresponding to a feature fi or a property pi has been substituted with the value of the corresponding condition variable ci in γ [9].

A configuration γ is said to be “valid” if ψF|γ holds, i.e. the configuration is producible from a feature model ψF. Otherwise, the configuration γ is said to be “invalid.” Formally, a product is a valid and determined configuration.

Now, we define a non-deterministic decision process that allows to construct all the products of a PFM compatible with the product condition ρF expressed by the customer. The process starts from the configuration γ0 = {c0 = true} that only includes the root feature of the PFM, and it recursively extends this configuration until all the features and all the properties have been determined. Therefore, from a configuration γ a new configuration γ′ is produced by extending γ with a feature condition ci, according to the following rules:

1. γ′ = γ ∪ ci,
2. ∃ci ∈ γ such that either fj → fi, which means that fi is a child feature of fj that has already been determined to be included, or pi ⊨ fj, which means that pi is a property of fj already determined,
3. ψF|γ′ and ρF|γ′ hold.

The first rule produces a new configuration by including the condition variable ci corresponding to the decision on the feature fi or the property pi. The second rule restricts the decision process to make it follow the order from parent to child defined in the PFM. The last rule checks if a new configuration (γ′) satisfies both feature constraints (ψF) and customer’s requests (ρF).

3. FEATURE BEHAVIORAL MODEL

A SPL of a scheduling unit is analyzed to see if the products generated from the SPL satisfy their properties. To this end, all products from an SPL are represented by behavioral models of real-time scheduling units. We model them using TA and SWA such that properties of an SPL can be analyzed using the scheduling units that we consider in this paper are preemptive, so that the execution of a task can be interrupted by other tasks according to a scheduling policy. Figure 5 shows the feature behavioral model of a real-time task with preemption, inspired by the work in [4]. We have extended this model with variables that encode the enabling, disabling or valuation of the features.

The SWA task model in Figure 5 is a generic model that can be configured to execute any configuration of task producible from the PFM. It captures the behavior of a task after the feature variables have been configured at initialization. For instance, the location DetermineFeatureInitOffset has two out-going transitions: one to DyOffset, and the other to DetermineFeaturePrdOffset. The transitions are labeled with a guard that distinguishes a feature and the property of a task is determined by a set of enabled guards. Thus, the transition guard tfeature[tid].f is set to true if the feature tfeature[tid].foffset is included, but set to false when the feature is excluded.

While executing, the task may be preempted by the resource scheduler. The preemption is implemented by a stopwatch clock t.et[tid] that can stop and resume [4]. It represents the remaining execution time of the task tid and it should progress only when the CPU resource is available to the task. This stopwatch t.et[tid] is constrained by an invariant that is associated with a function isSched().

4. EVALUATION

This section presents results of analyzing the SPL of Figure 4. Using UPPAAL MC we check the schedulability of the tasks and deadlock freedom as well. UPPAAL SMC is used to estimate the worst-case execution time of tasks, individually. In addition to the feature behavioral models of tasks and resources, we provide a configuration template that generates configurations of real-time systems out of a given PFM before the execution of the system. A configuration template simulates the non-deterministic decision process presented in Section 2 and selects features from a PFM in a non-deterministic way to make a configuration of the system under analysis

The running example of Figure 4 has only 2 tasks and no constraints over configurations. The feature Task1 has 6 configurations, the feature Task2 has 12 configurations, and the feature CPU1 has 4 configurations. SS has 24 configurations without Task2, and 288 configurations with Task2. Table 1 shows the results of analyzing the properties included in the SPL. First, the property of SS “Not Dead-

Figure 5: A SWA task model for a family of tasks
lock” is formulated as the Computation Tree Logic (CTL) query “A[\%] not deadlock” stating that the system is deadlock-free. The property is proven to hold in the system. Second, the schedulability of Task2 is analyzed. The CTL query, “A[\%] (tstat[2].status ! = MISSDLINE)”, is used as a specification, meaning that the state variable tstat[2].status can never be the same as “MISSDLINE” while the system is running. UPPAAL MC verified that Task2 never misses the deadline.  

Third, we analyzed the performance, i.e. the response time of a task, of configurations from the SPL. The property RT <= t upon Task1 in the SPL is represented by a SMC query, E[\%] <= 10000;100](max:rspt[1])], requiring UPPAAL SMC to compute the average of the maximum value of t.rspt[1] for 10,000 simulation times by 100 simulation rounds.

Table 1: Timing analysis results for the SPL in Figure 4

<table>
<thead>
<tr>
<th>Feature</th>
<th>Query for Property</th>
<th>Results</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td>A[%] not deadlock</td>
<td>Yes</td>
<td>28.15s</td>
</tr>
<tr>
<td>Task1</td>
<td>E[%] &lt;= 10000;100(max:rspt[1])</td>
<td>6.80</td>
<td>3.22s</td>
</tr>
<tr>
<td>Task2</td>
<td>A[%] (tstat[2].status ! = MISSDLINE)</td>
<td>Yes</td>
<td>29.85s</td>
</tr>
</tbody>
</table>

Figure 6: Probability distribution of Task1’s response time

UPPAAL SMC produces a probability distribution, as the answer to the query, shown in Figure 6. It shows that the response times of the task is at most 6.80 time units during the simulation and validates that the worst-case response time of Task1 is less than 7. Table 2 shows the analysis results of another case-study containing 5 real-time tasks and 2 resource schedulers.

Table 2: Timing analysis results

<table>
<thead>
<tr>
<th>Feature</th>
<th>Query for Property</th>
<th>Results</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS</td>
<td>A[%] not miss_deadline</td>
<td>Yes</td>
<td>29.134.51 s</td>
</tr>
<tr>
<td>Task1</td>
<td>E[%] &lt;= 10000;100(max:rspt[1])</td>
<td>66.6</td>
<td>0.28s</td>
</tr>
<tr>
<td>Task4</td>
<td>E[%] &lt;= 10000;100(max:rspt[4])</td>
<td>71.75</td>
<td>0.31s</td>
</tr>
<tr>
<td>SS</td>
<td>Pr [%] &lt;= 10000000</td>
<td>&lt; &gt; (0.0.0199955)</td>
<td>302.51 s</td>
</tr>
</tbody>
</table>

5. RELATED WORK

The formalism of feature models (FM) in this paper relies on the basic and classical constructs of [1]. Our extension of FM was inspired by Kang et al. [8] that criticizes the existing FM by saying that it often specifies one or more concerns of SPL in one FM. Related to the quality of an SPL, they proposed an attribute-based FM where only qualities of products are separately given as a FM. However, such a representation makes it hard to explicitly figure out the relationship between a feature and the associated quality attributes (i.e. properties). For this reason, this paper extended FM with the related properties so that a verification property is associated to a feature in one FM through specific operators.

6. CONCLUSIONS

SPL/E aims to provide efficient engineering solutions for building multiple products that share common features. This paper proposed a formal framework dedicated to the verification of SPLs that should satisfy schedulability properties. Specifically, we proposed a new formalism for variability modeling, called PFM, to define feature models together with feature properties, and defined the notion of product condition that represents customer’s product requests. We formally defined the semantics of PFM so that the SPL modeled in the PFM can automatically generate valid configurations in compliance with customer’s requests. In order to analyze the configured products against feature properties, we proposed behavioral models that capture the features of real-time scheduling units defined in the PFM. We then showed how a set of scheduling units in an SPL specification can be automatically verified against the set of required properties by leveraging efficient model checking methods. Throughout the paper we illustrated the formal framework with a family of scheduling units and showed the applicability and efficiency of our techniques.

As future work we plan to investigate the scalability of our proposal w.r.t. large, variability-intensive scheduling systems. We also want to include a wider range of schedulability properties in our verification process.

7. REFERENCES