M. Abramovici and P. Bradley, Integrated circuit security, Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research Cyber Security and Information Intelligence Challenges and Strategies, CSIIRW '09
DOI : 10.1145/1558607.1558671

M. Yousra, F. Alkabani, and . Koushanfar, Active hardware metering for intellectual property protection and security, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, SS'07, pp.1-20, 2007.

M. Banga and M. S. Hsiao, ODETTE: A non-scan design-for-test methodology for Trojan detection in ICs, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust, pp.18-23, 2011.
DOI : 10.1109/HST.2011.5954989

S. Bhasin, J. Danger, S. Guilley, T. Ngo, and L. Sauvage, Hardware Trojan Horses in Cryptographic IP Cores, 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.15-29, 2013.
DOI : 10.1109/FDTC.2013.15
URL : https://hal.archives-ouvertes.fr/hal-00855146

K. A. Bowman, S. G. Duvall, and J. D. , Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. Solid-State Circuits, IEEE Journal, vol.37, issue.2, pp.183-190, 2002.

B. Cha and S. K. Gupta, Efficient Trojan Detection via Calibration of Process Variations, 2012 IEEE 21st Asian Test Symposium, pp.355-361, 2012.
DOI : 10.1109/ATS.2012.64

S. Jha and S. Kumar-jha, Randomization Based Probabilistic Approach to Detect Trojan Circuits, 2008 11th IEEE High Assurance Systems Engineering Symposium, pp.117-124, 2008.
DOI : 10.1109/HASE.2008.37
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.186.3028

Y. Jin, N. Kupp, and Y. Makris, Experiences in Hardware Trojan design and implementation, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust, pp.50-57, 2009.
DOI : 10.1109/HST.2009.5224971

S. Kutzner, A. Y. Poschmann, and M. Stöttinger, Hardware trojan design and detection, Proceedings of the Workshop on Embedded Systems Security, WESS '13, pp.1-1, 2013.
DOI : 10.1145/2527317.2527318

G. Piret and J. Quisquater, A Differential Fault Attack Technique against SPN Structures, with Application to the AES and Khazad, CHES, pp.77-88, 2003.
DOI : 10.1007/978-3-540-45238-6_7

M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, Hardware Trojan horse detection using gate-level characterization, Proceedings of the 46th Annual Design Automation Conference on ZZZ, DAC '09, pp.688-693, 2009.
DOI : 10.1145/1629911.1630091
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.6475

R. Rad, J. Plusquellic, and M. Tehranipoor, Sensitivity analysis to hardware Trojans using power supply transient signals, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, pp.3-7, 2008.
DOI : 10.1109/HST.2008.4559037

S. Skorobogatov and C. Woods, Breakthrough Silicon Scanning Discovers Backdoor in Military Chip, Proceedings of the 14th international conference on Cryptographic Hardware and Embedded Systems, CHES'12, pp.23-40, 2012.
DOI : 10.1007/978-3-642-33027-8_2