Predator, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis , CODES+ISSS '07, 2007. ,
DOI : 10.1145/1289816.1289877
Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems, WiP of Real-Time Systems Symposium (RTSS), 2009. ,
DOI : 10.1145/1851166.1851172
OTAWA: An Open Toolbox for Adaptive WCET Analysis, Workshop on Software technologies for Embedded and Ubiquitous Systems (SEUS), 2011. ,
DOI : 10.1007/978-3-642-16256-5_6
URL : https://hal.archives-ouvertes.fr/hal-01055378
Predictability considerations in the design of multi-core embedded systems WCET Analysis of Parallel Applications programs, Int'l Conf. on Embedded Real Time Software and Systems Int'l Conf. on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2010. ,
Large drilling machine control code — Parallelisation and WCET speedup, 2011 6th IEEE International Symposium on Industrial and Embedded Systems, 2011. ,
DOI : 10.1109/SIES.2011.5953688
Towards WCET analysis of multicore architectures using uppaal, Workshop on WCET Analysis, 2010. ,
Toward static timing analysis of parallel software, Workshop on WCET Analysis, 2012. ,
Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches, Real-Time Systems Symposium (RTSS), 2009. ,
URL : https://hal.archives-ouvertes.fr/inria-00380298
Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds, 2011 23rd Euromicro Conference on Real-Time Systems, 2011. ,
DOI : 10.1109/ECRTS.2011.9
Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores, 2009 30th IEEE Real-Time Systems Symposium, 2009. ,
DOI : 10.1109/RTSS.2009.32
Performance analysis of embedded software using implicit path enumeration, In ACM SIGPLAN Notices, vol.30, 1995. ,
Towards parallel programming models for predictability, Workshop on WCET Analysis, 2012. ,
Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software, 2010 31st IEEE Real-Time Systems Symposium, 2010. ,
DOI : 10.1109/RTSS.2010.30
An analyzable memory controller for hard real-time CMPs. Embedded Systems Letters, 2009. ,
Hardware support for WCET analysis of hard real-time multicore systems, Int'l Symp. on Computer Architecture (ISCA), 2009. ,
Scalable compile-time scheduler for multi-core architectures, 2009 Design, Automation & Test in Europe Conference & Exhibition, 2009. ,
DOI : 10.1109/DATE.2009.5090909
URL : https://hal.archives-ouvertes.fr/hal-00429393
WCET analysis of a parallel 3D multigrid solver executed on the MERASA multi-core, Workshop on WCET Analysis, 2010. ,
Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, 28th IEEE International Real-Time Systems Symposium (RTSS 2007), 2007. ,
DOI : 10.1109/RTSS.2007.24
Bounding the shared resource load for the performance analysis of multiprocessor systems, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 2010. ,
DOI : 10.1109/DATE.2010.5456951
Exploring locking & partitioning for predictable shared caches on multi-cores, Proceedings of the 45th annual conference on Design automation, DAC '08, 2008. ,
DOI : 10.1145/1391469.1391545
Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability, IEEE Micro, vol.30, issue.5, 2010. ,
DOI : 10.1109/MM.2010.78
RTOS Support for Parallel Execution of Hard Real-Time Applications on the MERASA Multi-core Processor, 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2010. ,
DOI : 10.1109/ISORC.2010.31