HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Substrate noise modeling with dedicated CAD framework for smart power ICs

Abstract : In smart power IC technology, low and high voltage circuits are integrated on the same substrate. The commutation of the high voltage circuits can induce substrate parasitic currents which can severely disturb the operation of the low voltage circuits. The parasitic currents due to minority carriers in the high voltage technology can be significantly high. However, the minority carrier propagation into the substrate is not considered in most of existing circuit simulators. In this paper, a novel computer-aided design tool for substrate parasitic extraction is proposed. A simple circuit with an injecting and a collecting N-wells over a P-substrate is studied. With the distance between the wells varying, the lateral bipolar effect is illustrated. The spectre simulation results of extracted substrate equivalent circuit are compared to a TCAD simulation results. The comparison shows an acceptable relevant error. However, the simulation time was reduced by approximately 1400 times with respect to the TCAD.
Document type :
Conference papers
Complete list of metadata

Cited literature [8 references]  Display  Hide  Download

Contributor : Hao Zou Connect in order to contact the contributor
Submitted on : Tuesday, November 17, 2015 - 5:54:54 PM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM
Long-term archiving on: : Friday, April 28, 2017 - 9:40:31 PM


Files produced by the author(s)



Hao Zou, Yasser Moursy, Ramy Iskander, Camillo Stefanucci, Pietro Buccella, et al.. Substrate noise modeling with dedicated CAD framework for smart power ICs. 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, Lisbon, Portugal. pp.4, ⟨10.1109/ISCAS.2015.7168943⟩. ⟨hal-01230110⟩



Record views


Files downloads