Substrate noise modeling with dedicated CAD framework for smart power ICs - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2015

Substrate noise modeling with dedicated CAD framework for smart power ICs

Résumé

In smart power IC technology, low and high voltage circuits are integrated on the same substrate. The commutation of the high voltage circuits can induce substrate parasitic currents which can severely disturb the operation of the low voltage circuits. The parasitic currents due to minority carriers in the high voltage technology can be significantly high. However, the minority carrier propagation into the substrate is not considered in most of existing circuit simulators. In this paper, a novel computer-aided design tool for substrate parasitic extraction is proposed. A simple circuit with an injecting and a collecting N-wells over a P-substrate is studied. With the distance between the wells varying, the lateral bipolar effect is illustrated. The spectre simulation results of extracted substrate equivalent circuit are compared to a TCAD simulation results. The comparison shows an acceptable relevant error. However, the simulation time was reduced by approximately 1400 times with respect to the TCAD.

Domaines

Electronique
Fichier principal
Vignette du fichier
PID3557751.pdf (613.01 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01230110 , version 1 (17-11-2015)

Identifiants

Citer

Hao Zou, Yasser Moursy, Ramy Iskander, Camillo Stefanucci, Pietro Buccella, et al.. Substrate noise modeling with dedicated CAD framework for smart power ICs. 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, Lisbon, Portugal. pp.4, ⟨10.1109/ISCAS.2015.7168943⟩. ⟨hal-01230110⟩
179 Consultations
331 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More