D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits, IEEE Journal of Solid-State Circuits, vol.28, issue.4, pp.420-430, 1993.
DOI : 10.1109/4.210024

B. Murari, Smart Power ICs: Technologies and Applications, 1996.
DOI : 10.1007/978-3-642-61395-1

T. Nitta, Y. Yoshihisa, T. Kuroi, K. Hatasako, S. Maegawa et al., Enhanced active protection technique for substrate minority carrier injection in Smart Power IC, 2012 24th International Symposium on Power Semiconductor Devices and ICs, p.2012
DOI : 10.1109/ISPSD.2012.6229059

O. Gonnard, G. Charitat, P. Lance, E. Stefanov, M. Suquet et al., Substrate current protection in smart power IC's, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), 2000.
DOI : 10.1109/ISPSD.2000.856798

V. Parthasarathy, V. Khemka, R. Zhu, I. Puchades, T. Roggenbauer et al., A multi trench analog+logic protection (M-TRAP) for substrate crosstalk prevention in a 0, ISPSD, vol.25, 2004.

M. Schenkel, Substrate current effects in smart power ICs, 2003.

M. Corradin, A. Sangiovanni-vincentelli, and E. Charbon, Modeling Minority Carrier Diffusion through Substrate in SMART Power ICs, BMAS, 2005.

J. Oehmen, L. Hedrich, M. Olbrich, and E. Barke, A methodology for modeling lateral parasitic transistors in smart power ICs, BMAS 2005. Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop, 2005., 2005.
DOI : 10.1109/BMAS.2005.1518181

F. Lo-conte, J. M. Sallese, M. Pastre, F. Krummenacher, and M. , Global Modeling Strategy of Parasitic Coupled Currents Induced by Minority-Carrier Propagation in Semiconductor Substrates, IEEE Transactions on Electron Devices, vol.57, issue.1, 2009.
DOI : 10.1109/TED.2009.2035025

F. Lo-conte, J. M. Sallese, and M. , Circuit Level Modeling Methodology of Parasitic Substrate Current Injection from a High-Voltage H-bridge at High Temperature, IEEE Transactions on Power Electronics, vol.26, issue.10, 2010.
DOI : 10.1109/TPEL.2011.2119495

F. J. Clement, E. Zysman, M. Kayal, and M. Declercq, LAYIN: toward a global solution for parasitic coupling modeling and visualization, Proceedings of IEEE Custom Integrated Circuits Conference, CICC '94, 1994.
DOI : 10.1109/CICC.1994.379665

H. Zou, Y. Moursy, R. Iskander, C. Stefanucci, P. Buccella et al., Substrate noise modeling with dedicated CAD framework for smart power ICs, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), 2015.
DOI : 10.1109/ISCAS.2015.7168943
URL : https://hal.archives-ouvertes.fr/hal-01230110

C. Stefanucci, P. Buccella, M. Kayal, and J. M. Sallese, Spice-compatible modeling of high injection and propagation of minority carriers in the substrate of Smart Power ICs, Solid-State Electronics, vol.105, pp.21-29, 2015.
DOI : 10.1016/j.sse.2014.11.016

C. Stefanucci, P. Buccella, M. Kayal, and J. M. Sallese, Impact of enhanced contact doping on minority carriers diffusion currents, 2014 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), 2014.
DOI : 10.1109/PRIME.2014.6872738

C. Stefanucci, P. Buccella, M. Kayal, and J. M. Sallese, Modeling Minority Carriers Related Capacitive Effects for Transient Substrate Currents in Smart Power ICs, IEEE Transactions on Electron Devices, vol.62, issue.4, pp.1215-1222, 2015.
DOI : 10.1109/TED.2015.2397394

M. Schrems, M. Knaipp, H. Enichlmair, V. Vescoli, R. Minixhofer et al., Skalierbare Hochvolt-CMOS-Technologie f??r "Smart Power"- und Sensoranwendungen, e & i Elektrotechnik und Informationstechnik, vol.2006, issue.12, pp.109-117, 2008.
DOI : 10.1007/s00502-008-0519-y

R. Stella, S. Favilla, and G. Croce, Novel achievements in the understanding and suppression of parasitic minority carrier currents in P/sup -/ epitaxy/P/sup ++/ substrate smart power technologies, Proceedings of the 16th International Symposium on Power Semiconductor Devices & IC's, 2004.
DOI : 10.1109/WCT.2004.240346