5 User's Manual, 2011. ,
Signal integrity and EMC performance enhancement using 3D integrated circuits - A case study, 2013 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo), 2013. ,
DOI : 10.1109/EMCCompo.2013.6735164
Signal integrity simulation of a SoC-DDR Memory mounted on a HDI PCB Application note, www.icemc .org, JEDEC STANDARD, Low Power Double Data Rate 2 (LPDDR2), Ref. JESD209-2B, p.2015, 2010. ,